-
Matthieu Cattin authored
For now, the clock is fixed at 100MHz, due to fpga pll constraints.
4e3a3b20
Name |
Last commit
|
Last update |
---|---|---|
doc | ||
pts @ ac496499 | ||
tests | ||
.gitignore | ||
.gitmodules | ||
fmcadc100m14b4cha.sh | ||
fmcadc100m14b4cha_calibr.sh | ||
run_pts.sh |