Maintenance scheduled 24th July -- expect downtime along that day
The I2C master is based on the OpenCores I2C controller
I2C controller core
The register mapping has been modified so that each register is now
32-bit wide (only the eight LSBs are used) and the addresses have to be
shifted by two to the left.