


Copyright LNL5 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.


Title		
Size	Number	Revision
A3		
Date:	2014-08-12	Sheet of
File:	C:\Users\...ADC.SchDoc	Drawn By:



Copyright LNLIS 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.


Title		
Size	Number	Revision
A3		
Date:	2014-08-12	Sheet of
File:	C:\Users\...ADC.SchDoc	Drawn By:



Copyright LNLIS 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.

Title		
Size	Number	Revision
A3		
Date:	2014-08-12	Sheet of
File:	C:\Users\...\ADC.SchDoc	Drawn By:




Copyright LNLIS 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.

Title		
Size	Number	Revision
A3		
Date:	2014-08-12	Sheet of
File:	C:\Users\...\ADC.SchDoc	Drawn By:



This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohw.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



Copyright LNLIS 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

**1** **A** **IPTAT**

Temp=(I-K)/m  
or  
Temp=(V-RK)/Rm  
m=9uV/160C  
R=49.9K  
K=15uV  
Temp=(I-K)/m

**5** **A**

Trigger threshold voltage: 1V

Input voltage range for normal operation:  
min. 1.65V (3.3V with 50ohm termination on both ends of the cable, so divided by 2)  
max. 5V with termination on both ends of the cable

Input is +/- 7.5V tolerant for continous overload and +/-10V tolerant for short term overload.

**3** **B**

When inserted to HPC there exist an express with address 1010\_100

**3** **B**

GA0 = GND on ML605

**3** **B**

GA1 = 3.3V on LPC  
GA1 = GND on HPC

**3** **B**


A2 is GND, GOOD

**4** **B**

24AA64T = b"10100 GA0 GA1"



**4** **B**

Warning!  
Following the VITA 57.1 standard:  
GA0 goes to A1  
GA1 goes to A0



**5** **B**

Trigger indicating LED  
Acquisition indicating LED



**6** **C**

FTG1 ... FTG6  
Reference points for the component mounting machine.

Title		
Size	Number	Revision
A3		
Date:	2014-08-12	Sheet of
File:	C:\Users\...EEPROM Temp LEDs.SchDoc	Drawn By:

PLL chip has 28bit data + 4 bit address sent as single word.  
No readout is foreseen

ADC uses 16 bit transfers where D15 is R/W, D12..D8 is address, D7..D0 are data.  
Readout is possible





clock distributor uses the same interface as PLL.

Copyright LNLS 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1. (<http://ohw.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.


Title		
Size	Number	Revision
A3		
Date:	2014-08-12	Sheet of
File:	C:\Users\FMC\ADC_top.SchDoc	Drawn By:






CC-ended lines are renamed, because Altium Designer treats only P and N ended line names as a differential pairs.

A horizontal number line is shown with tick marks at every integer from 0 to 10. The segment between the tick marks for 7 and 8 is highlighted with a thick line.



Copyright LNLS 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



Title		
Size	Number	Revision
A4		
Date:	2014-08-12	Sheet of
File:	C:\Users\...\Triggers.SchDoc	Drawn By: