




Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1, (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

reversed LED polarity - schematic pins only



reversed LED polarity - schematic pins only



24AA64T = b"10100 GA0 GA1"
MCP9801 = b"10010 GA0 GA1

FTG1 ... FTG6
Reference points for the
component mounting machine.

Warning!
Following the VITA 57.1 standard:
GA0 goes to A1
GA1 goes to A0

Project/Equipment		FmcAdc100M14b4cha	
Document		Trigger input, EEPROM, thermometer and LEDs	
	Designer	Maciej Fimiarcz	
	Drawn by	Maciej Fimiarcz	01/02/2010
	Check by	B. Civel	17/10/2011
	Last Mod.	Cattin, van der Bij	04/08/2014
	File	I2C mem LED.SchDoc	
Print Date		06/08/2014 16:47:33	Sheet 1 of 10
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		EDA-02063-V5-0	Size A4 Rev -


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohw.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

▲ Iout is limited to 250mA. But this can be easily changed with different resistor values.

+5.5V is used as a power supply for offset DACs.
The real value is 6V - 0.6... 0.7V which gives 5.3 ... 5.4V.
It is lower than 5.5V; max. DAC voltage for normal operation.












▲ VADJ must be set to 2.5V.


- 2.5V has been chosen because:
 - there is no need of level matching for DAC SPI interface
 - FMC board could be tested with Xilinx kit, where VADJ is fixed to 2.5V




Copyright CERN 2011.






This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.






This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohw.cern/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.






Copyright LNLS 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1 (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



Title		
Size	Number	Revision
A3		
Date:	06/08/2014	Sheet of
File:	C:\janicki\clock_distribution.SchDoc	Drawn By:



1

2

3

4

A

A

B


B

C

C

D

D



Title		
Size	Number	Revision
A4		
Date:	06/08/2014	Sheet of
File:	C:\tjanicki\offset DACs.SchDoc	Drawn By: