



24AA64T = 1 0 1 0 0 GA0 GA1
MCP9801 = 1 0 0 1 0 GA0 GA1


Project/Equipment		FMC Delay 1ns 4cha	
Document		LED and MEMORY	
	Designer	GK	
	Drawn by	GK	XX/XX/XXXX
	Check by	-	-
	Last Mod.	-	2010-12-03
	File	LED MEM.SchDoc	
Print Date		2011-01-18 18:08:32	
Sheet			4 of 9
Size			A4
Rev			-



▲ P5V0 is used to power TDC chip. It is then used to supply LDO regulators, so it doesn't need to be very clean and stable

Project/Equipment		FMC Delay 1ns 4cha	
Document		Designer GK	
<div>BE-CO</div> <div></div>		Drawn by	
		Check by -	
		Last Mod. -	
		File power_supply.SchDoc	
Print Date		2011-01-18 18:08:32	2011-01-05
		Sheet	5 of 9
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland		EDA-XXXXX-VX-X	Size A4 Rev -


MC100LVEL input current is about 100..300uA
In order to translate LVCMOS to LVPECL/LVDS simple resistive network can be used




VCF = VEF Pin (Note 4) ECL Mode
VCF = No Connect LVCMOS Mode
VCF = 1.5 V +/- 100 mV LVTTTL Mode (Note 5)


MC100LVEL family accepts LVDS levels at the inputs

Project/Equipment		FMC Delay 1ns 4cha	
Document		DELAY	
	Designer	GK	XX/XX/XXXX
	Drawn by	GK	-
	Check by	-	2011-01-17
	Last Mod.	-	2011-01-17
File		CHANNEL_DELAY.SchDoc	
Print Date		2011-01-18 18:08:33	Sheet 8 of 9
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland		EDA-XXXXX-VX-X	
		Size	Rev
		A4	-





Project/Equipment		FMC Delay 1ns 4cha	
Document		BE-CO <i>Output buffer</i>	
		Designer	GK
		Drawn by	GK
		Check by	-
		Last Mod.	-
File		OUTPUT_BUFFER.SchDoc	
Print Date		2011-01-18 18:08:34	Sheet 9 of 9
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland		EDA-XXXXX-VX-X	Size A4 Rev -



Top Overlay

Top Layer
1

Bottom Layer

9