

Copyright CERN 2011, 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment **Fine Delay FMC (FMCDe1ns4cha)**

Document




## Fine Delay FMC Single output channel

European Organization for Nuclear Research  
CH-1211 Geneva 23 - Switzerland

Designer	TW	
Drawn by	TW	19/01/2012
Check by	CEGELEC BC	20/01/2012
Last Mod.	-	2/28/2012
File	drv_single_channel.SchDoc	
Print Date	2/28/2012 1:57:23 PM	Sheet 10 of 10

EDA-02267-V4-0

Size A4  
Rev -



Copyright CERN 2011, 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment **Fine Delay FMC (FMCDe1ns4cha)**

Document




## Fine Delay FMC Single output channel

European Organization for Nuclear Research  
CH-1211 Geneva 23 - Switzerland

Designer	TW	
Drawn by	TW	19/01/2012
Check by	CEGELEC BC	20/01/2012
Last Mod.	-	2/28/2012
File	drv_single_channel.SchDoc	
Print Date	2/28/2012 1:57:24 PM	Sheet 10 of 10

EDA-02267-V4-0

Size	Rev
A4	-



Copyright CERN 2011, 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment **Fine Delay FMC (FMCDe1ns4cha)**

Document



## Fine Delay FMC Single output channel


European Organization for Nuclear Research  
CH-1211 Geneva 23 - Switzerland

Designer	TW	
Drawn by	TW	19/01/2012
Check by	CEGELEC BC	20/01/2012
Last Mod.	-	2/28/2012
File	drv_single_channel.SchDoc	
Print Date	2/28/2012 1:57:24 PM	Sheet 10 of 10

EDA-02267-V4-0

Size  
A4

Rev  
-



Copyright CERN 2011, 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment **Fine Delay FMC (FMCDe1ns4cha)**

Document



## Fine Delay FMC Single output channel



European Organization for Nuclear Research  
CH-1211 Geneva 23 - Switzerland

Designer	TW	
Drawn by	TW	19/01/2012
Check by	CEGELEC BC	20/01/2012
Last Mod.	-	2/28/2012
File	drv_single_channel.SchDoc	
Print Date	2/28/2012 1:57:24 PM	Sheet 10 of 10

EDA-02267-V4-0




Size  
A4

Rev  
-



Loop filter components calculated using ADIsimCLK software.  
 Loop BW=9.85kHz  
 Phase margin = 42.4deg  
 CP current = 3mA  
 Fvco=1.5GHz

the skew between outputs is about 30ps, so we can use different outputs for delay chips and time stamping



DAC Vih = 2V so it accepts 2.5V CMOS signals

Copyright CERN 2011, 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1. (<http://ohwr.org/CERNOHL>). T documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v. 1.1 for applicable conditions.

Project/Equipment **Fine Delay FMC (FMCDe1ns4cha)**

Document



## Fine Delay FMC PLL & clock distribution







European Organization for Nuclear Research  
 CH-1211 Geneva 23 - Switzerland

Designer	TW	
Drawn by	GK, TW	
Check by	CEGELEC BC	20/01/2012
Last Mod.	-	2/28/2012
File	clock generator.SchDoc	
Print Date	2/28/2012 1:57:24 PM	Sheet 2 of 10

EDA-02267-V4-0

Size A4  
 Rev -

Use only VADJ of 2.5 V or 3.3 V



B1 ... B4 screw holes for attaching the FMC to the carrier board.





FTG1 ... FTG6 Reference points for the component mounting machine.

Copyright CERN 2011, 2012.


This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v. 1.1 for applicable conditions.

Project/Equipment		Fine Delay FMC (FMCdelns4cha)	
Document		<b>Fine Delay FMC</b> <b>FMC connector wiring</b>	
	Designer	GK, TW	
	Drawn by	GK, TW	10/07/2010
	Check by	CEGELEC BC	20/01/2012
	Last Mod.	-	2/28/2012
	File	fmc_connector.SchDoc	
Print Date		2/28/2012 1:57:24 PM	Sheet 3 of 10
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland		EDA-02267-V4-0	Size A4 Rev -

24AA64T = 1 0 1 0 0 GA0 GA1  
Place the temperature sensor under  
one of the delays



Tempsensor. Place under one of SY89295 chips.



Copyright CERN 2011, 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v. 1.1 for applicable conditions.

Project/Equipment Fine Delay FMC (FMCDe1ns4cha)

Document







**Fine Delay FMC**  
**LEDs, sensors and ID EEPROM**

European Organization for Nuclear Research  
CH-1211 Geneva 23 - Switzerland

Designer	GK, TW	
Drawn by	GK, TW	18/01/2012
Checkby	CEGELEC BC	20/01/2012
Last Mod.	-	2/28/2012
File	leds_mem_sensor.SchDoc	
Print Date	2/28/2012 1:57:25 PM	Sheet 4 of 10

EDA-02267-V4-0

Size A4  
Rev -



Copyright CERN 2011, 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment **Fine Delay FMC (FMCDe1ns4cha)**

Document




**Fine Delay FMC**  
**Power supply & supervisor**

European Organization for Nuclear Research  
CH-1211 Geneva 23 - Switzerland

Designer	TW, GK	
Drawn by	TW, GK	18/01/2012
Check by	CEGELEC BC	20/01/2012
Last Mod.	-	2/28/2012
File	power_supply.SchDoc	
Print Date	2/28/2012 1:57:25 PM	Sheet 5 of 10

EDA-02267-V4-0

Size A4  
Rev -







Copyright CERN 2011, 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.


Project/Equipment		Fine Delay FMC (FMCDelns4cha)			
Document		Designer		TW, GK	
<div>BE-CO</div> <div>CERN</div> <div><i>Fine Delay FMC</i></div> <div><i>Input stage logic</i></div> <div>European Organization for Nuclear Research</div> <div>CH-1211 Geneva 23 - Switzerland</div>		Drawn by		TW, GK	
		Check by		CEGELEC BC	
		Last Mod.		-	
		File		input_stage.SchDoc	
		Print Date		2/28/2012 1:57:25 PM	
				Size	Rev
				A4	-

EDA-02267-V4-0



Copyright CERN 2011, 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



Project/Equipment      Fine Delay FMC(FMCDelIns4cha)

Document



*Fine Delay FMC*  
*ACAMTDC + power supply*


European Organization for Nuclear Research  
CH-1211 Genève 23 - Switzerland

Designer	TW, GK	
Drawn by	TW, GK	01/01/2011
Check by	CEGELEC BC	20/01/2012
Last Mod.	-	2/28/2012
File	acam_tdc.SchDoc	
Print Date	2/28/2012 1:57:25 PM	Sheet 7 of 10


EDA-02267-V4-0

Size	Rev
A4	-

Δ MC100LEVEL input current is about 100..300uA  
In order to translate LVCMOS to LVPECL/LVDS simple resistive network can be used



Δ VCF = VEF Pin (Note 4) ECL Mode  
VCF = No Connect LVCMOS Mode  
VCF = 1.5 V +/- 100 mV (or 2k2 resistor to GND) - LVTTL Mode (Note 5)



Copyright CERN 2011, 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v. 1.1 for applicable conditions.

Project/Equipment **Fine Delay FMC (FMCDelns4cha)**

Document



## Fine Delay FMC Programmable delay line


European Organization for Nuclear Research  
CH-1211 Geneva 23 - Switzerland

Designer	TW, GK	
Drawn by	TW, GK	13/07/2011
Check by	CEGELEC BC	18/01/2012
Last Mod.	-	2/28/2012
File	delay_channel.SchDoc	
Print Date	2/28/2012 1:57:25 PM	Sheet 8 of 10


EDA-02267-V4-0

Size A4  
Rev -

△ MC100LEVEL input current is about 100..300uA  
In order to translate LVCMOS to LVPECL/LVDS simple resistive network can be used



△ VCF = VEF Pin (Note 4) ECL Mode  
VCF = No Connect LVCMOS Mode  
VCF = 1.5 V +/- 100 mV (or 2k2 resistor to GND) - LVTTL Mode (Note 5)



Copyright CERN 2011, 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v. 1.1 for applicable conditions.

Project/Equipment **Fine Delay FMC (FMCDelIns4cha)**

Document



## Fine Delay FMC Programmable delay line

European Organization for Nuclear Research  
CH-1211 Geneva 23 - Switzerland

Designer	TW, GK	
Drawn by	TW, GK	13/07/2011
Check by	CEGELEC BC	18/01/2012
Last Mod.	-	2/28/2012
File	delay_channel.SchDoc	
Print Date	2/28/2012 1:57:26 PM	Sheet 8 of 10

EDA-02267-V4-0

Size A4  
Rev -

