


Number	EDA-XXXXX-VX
Drawn By	CREOTECH (GK)
DATE	12-03-2010
MOD.	-

Print Date 1/19/2011 2:52:32 PM


Top Layer
1



Number	EDA-XXXXX-VX
Drawn By	CREOTECH (GK)
DATE	12-03-2010
MOD.	-


Print Date 1/19/2011 2:52:32 PM

2
Blau 17 BMR




Number	EDA-XXXXX-VX
Drawn By	CREOTECH (GK)
DATE	12-03-2010
MOD.	-

Print Date 1/19/2011 2:52:32 PM



Number	EDA-XXXXX-VX
Drawn By	CREOTECH (GK)
DATE	12-03-2010
MOD.	-

Print Date 1/19/2011 2:52:32 PM



Number	EDA-XXXXX-VX
Drawn By	CREOTECH (GK)
DATE	12-03-2010
MOD.	-

Print Date 1/19/2011 2:52:32 PM


5


Plane L5 GND



Number	EDA-XXXXX-VX
Drawn By	CREOTECH (GK)
DATE	12-03-2010
MOD.	-

Print Date 1/19/2011 2:52:32 PM






Number	EDA-XXXXX-VX
Drawn By	CREOTECH (GK)
DATE	12-03-2010
MOD.	-

Print Date 1/19/2011 2:52:33 PM


Top Overlay



Number	EDA-XXXXX-VX
Drawn By	CREOTECH (GK)
DATE	12-03-2010
MOD.	-

Print Date 1/19/2011 2:52:33 PM


Top Paste



Number	EDA-XXXXX-VX
Drawn By	CREOTECH (GK)
DATE	12-03-2010
MOD.	-

Print Date 1/19/2011 2:52:33 PM



Bottom Paste



Number	EDA-XXXXX-VX
Drawn By	CREOTECH (GK)
DATE	12-03-2010
MOD.	-

Print Date 1/19/2011 2:52:33 PM


Top Solder




Number	EDA-XXXXX-VX
Drawn By	CREOTECH (GK)
DATE	12-03-2010
MOD.	-

Print Date 1/19/2011 2:52:33 PM

Bottom Solder






Loop filter components calculated using ADIsimCLK software.
Loop BW=9.85kHz
Phase margin = 42.4deg
CP current = 3mA
Fvco=1.5GHz

DAC Vih = 2V so it accepts 2.5V CMOS signal



the skew between outputs is about 5ps, so we can use two different outputs for delay chip and time stamping

CC-ended lines are renamed, because Altium Designer treats only P and N ended line names as a differential pairs.

VREF MUST BE 2.5V or 3.3V



Project/Equipment		FMC Delay 1ns 4cha	
Document		Designer	Greg Kasprovicz
		Drawn by	Greg Kasprovicz
		Check by	M.C., T.W., E.B.
		Last Mod.	-
		File	FMC connector.SchDoc
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland		Print Date	1/19/2011 2:52:43 PM
EDA-XXXXX-XX-X		Sheet	3 of 9
		Size	A3
		Rev	-



24AA64T = 1 0 1 0 0 GA0 GA1
MCP9801 = 1 0 0 1 0 GA0 GA1

Project/Equipment	FMC Delay lrs 4cha		
Document	LED and MEMORY		
Designer	GK		
Drawn by	GK		XX/XX/XXXX
Checkby	-		-
Last Mod.	-		1/19/2011
File	LED_MEM.SchDoc		
Print Date	1/19/2011 2:52:44 PM	Sheet	4 of 9
European Organization for Nuclear Research CH-1211 Geneve 23 - Switzerland		EDA-XXXXX-VX-X	Size A4 Rev -

A

B

C

D

E


A

B

C


D

E





Project/Equipment		FMC Delay lrs 4cha	
Document		Designer GK	
<div>BE-CO</div> <div></div>	<i>Power supplies</i>		Drawn by
	-		Checkby -
			Last Mod. -
			File power_supply.SchDoc
			Print Date 1/19/2011 2:52:44 PM
			Sheet 5 of 9
European Organization for Nuclear Research CH-1211 Geneve 23 - Switzerland		EDA-XXXXXX-VX-X	Size A4 Rev -




EDA-XXXXX-VX-X




Project/Equipment		FMC Delay lrs 4cha	
Document		Designer GK	
<div>BE-CO</div> <div>CERN</div>		Drawn by	
		Checkby -	
		Last Mod. -	
		File INPUT_LOGIC.SchDoc	
		Print Date 1/19/2011 2:52:44 PM	
European Organization for Nuclear Research		Sheet 6 of 9	
CH-1211 Geneva 23 - Switzerland		Size A4	
		Rev -	



TDC can workonly in LVTTTL or PECL mode. that's why PECL inputs are used for normal operation and LVTTTL for calibration purposes



MC100LVEL input current is about 100..300uA
In order to translate LVCMOS to LVPECL/LVDS simple resistive network can be used




R/S inputs are low if unconnected

MC100LVEL family accepts LVDS levels at the inputs

VCF = VEF Pin (Note 4) ECL Mode
VCF = No Connect LVCMOS Mode
VCF = 1.5 V +/- 100 mV LVTTTL Mode (Note 5)

Project/Equipment		FMC Delay lrs 4cha	
Document		DELAY	
	Designer	GK	
	Drawn by	GK	XX/XX/XXXX
	Checkby	-	-
	Last Mod.	-	1/19/2011
	File	CHANNEL_DELAY.SchDoc	
Print Date		1/19/2011 2:52:44 PM	Sheet 8 of 9
European Organization for Nuclear Research CH-1211 Geneve 23 - Switzerland		EDA-XXXXX-VX-X	
		Size	Rev
		A4	-



Project/Equipment			FMC Delay lrs 4cha		
Document			<i>Output buffer</i>		
	Designer	GK			
	Drawn by	GK			XX/XX/XXXX
	Check by	-			-
	Last Mod.	-			1/19/2011
	File	OUTPUT_BUFFER.SchDoc			
Print Date			1/19/2011	2:52:44 PM	Sheet 9 of 9
European Organization for Nuclear Research CH-1211 Geneve 23 - Switzerland			EDA-XXXXX-VX-X		Size A4 Rev -