


Number	EDA-02267-V1
Drawn By	T. WLOSTOWSKI
DATE	12-03-2010
MOD.	—

Print Date 5/5/2011 2:37:42 PM


Top Layer
1



Number	EDA-02267-V1
Drawn By	T. WLOSTOWSKI
DATE	12-03-2010
MOD.	—

Print Date 5/5/2011 2:37:42 PM


Plaque TS BMR
2



Number	EDA-02267-V1
Drawn By	T. WLOSTOWSKI
DATE	12-03-2010
MOD.	—



Print Date 5/5/2011 2:37:42 PM

3
Plane L3 3P3V / 3P3V_TDC



Number	EDA-02267-V1
Drawn By	T. WLOSTOWSKI
DATE	12-03-2010
MOD.	—

Print Date 5/5/2011 2:37:42 PM



Number	EDA-02267-V1
Drawn By	T. WLOSTOWSKI
DATE	12-03-2010
MOD.	-


Print Date 5/5/2011 2:37:42 PM

Plane L5 GND
5



Number	EDA-02267-V1
Drawn By	T. WLOSTOWSKI
DATE	12-03-2010
MOD.	—

Print Date 5/5/2011 2:37:43 PM






Print Date


5/5/2011



2:37:43 PM

Top Overlay



Bottom Overlay






Number	EDA-02267-V1
Drawn By	T. WLOSTOWSKI
DATE	12-03-2010
MOD.	—

Print Date 5/5/2011 2:37:43 PM



Top Paste



Number	EDA-02267-V1
Drawn By	T. WLOSTOWSKI
DATE	12-03-2010
MOD.	-

Print Date 5/5/2011 2:37:43 PM


Bottom Paste



Number	EDA-02267-V1
Drawn By	T. WLOSTOWSKI
DATE	12-03-2010
MOD.	—

Print Date 5/5/2011 2:37:43 PM


Top Solder




Number	EDA-02267-V1
Drawn By	T. WLOSTOWSKI
DATE	12-03-2010
MOD.	—

Print Date 5/5/2011 2:37:43 PM

Bottom Soler





Loop filter components calculated using ADIsimCLK software.
Loop BW=9.85kHz
Phase margin = 42.4deg
CP current = 3mA
Fvco=1.5GHz



the skew between outputs is about 30ps, so we can use different outputs for delay chips and time stamping

DAC Vih = 2V so it accepts 2.5V CMOS signals

Project/Equipment		FMC Delay lns 4cha	
Document		Designer GK	
<div>BE-CO</div> <div>CERN</div>		Drawn by	
		Checkby -	
		Last Mod. -	
		File clock generator.SchDoc	
		Print Date 5/5/2011 2:37:47 PM	
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland		Sheet 2 of 9	
EDA-XXXXX-VX-X		Size A4	Rev -



CC-ended lines are renamed, because Altium Designer treats only P and N ended line names as a differential pairs.

VREF MUST BE 2.5V or 3.3V



DELAY_D[9..0] DELAY_D[9..0]

TDC_ADR[3..0] TDC_ADR[3..0]
TDC_D[27..0] TDC_D[27..0]



FTG1 FTG2 FTG3 FTG6 FTG5 FTG4



FTG1 ... FTG6
Reference points for the
component mounting machine.

B1 B4
GND


B1 ... B4
screw holes for mounting the
FmcAdc to the carrier board.

B2 B3
GND

Project/Equipment FMCdelay lns 4cha		Designer Greg Kasprovicz	
Document		Drawn by Greg Kasprovicz	
BE-CO		Checkby M.C., T.W., E.B.	
CERN		Last Mod. -	
File FMC connector.SchDoc		Print Date 5/5/2011 2:37:47 PM	
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland		Sheet 3 of 9	
EDA-XXXXX-XX-X		A3	




Project/Equipment		FMC Delay lrs 4cha	
Document		LED and MEMORY	
	Designer	GK	
	Drawn by	GK	XX/XX/XXXX
	Check by	-	-
	Last Mod.	-	5/5/2011
	File	LED_MEM.SchDoc	
Print Date		5/5/2011 2:37:47 PM	Sheet 4 of 9
European Organization for Nuclear Research CH-1211 Geneve 23 - Switzerland		EDA-XXXXX-VX-X	
		Size	Rev
		A4	-



△ P5V0 is used to power TDC chip. It is then used to supply LDO regulators, so it doesn't need to be very clean and stable

△ TPS3307-33D thresholds


sense1	sense2	sense3
4.55V	2.93V	1.25V




Project/Equipment		FMC Delay lrs 4cha	
Document		<div> <div> <div>BE-CO</div> <div>CERN</div> </div> <div> <div>Power supplies</div> <div>-</div> </div> </div>	
Designer		GK	
Drawn by			
Check by		-	-
Last Mod.		-	5/5/2011
File		power_supply.SchDoc	
Print Date		5/5/2011 2:37:48 PM	Sheet 5 of 9
Size		A4	Rev -

European Organization for Nuclear Research
CH-1211 Geneva 23 - Switzerland


EDA-XXXXX-VX-X




Project/Equipment		FMC Delay lrs 4cha	
Document		Input logic	
	Designer	GK	
	Drawn by		
	Checkby	-	-
	Last Mod.	-	5/4/2011
	File	INPUT_LOGIC.SchDoc	
Print Date		5/5/2011 2:37:48 PM	Sheet 6 of 9
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland		EDA-XXXXX-VX-X	Size A4 Rev -



MC100LVEL input current is about 100..300uA
In order to translate LVCMOS to LVPECL/LVDS simple resistive network can be used



Project/Equipment		FMC Delay lrs 4cha	
Document		DELAY	
	Designer	GK	
	Drawn by	GK	XX/XX/XXXX
	Checkby	-	-
	Last Mod.	-	5/5/2011
	File	CHANNEL_DELAY.SchDoc	
Print Date		5/5/2011 2:37:48 PM	Sheet 8 of 9
European Organization for Nuclear Research CH-1211 Geneve 23 - Switzerland		EDA-XXXXX-VX-X	
		Size	Rev
		A4	-



Project/Equipment		FMC Delay Irs 4cha	
Document		Designer GK	
<div>BE-CO</div> <div></div>	<i>Output buffer</i>		Drawn by GK
			Checkby -
			Last Mod. -
			File OUTPUT_BUFFER.SchDoc
			Print Date 5/5/2011 2:37:48 PM
European Organization for Nuclear Research CH-1211 Geneve 23 - Switzerland		Sheet 9 of 9	Size A4 Rev -
		EDA-XXXXXX-VX-X	