




Default mode:
TDC in R-Mode, 40MHz per channel. TDC driven by 125MHz/4 clock.
START: trigger
STOP: 125/4 clock delivered to STOP2 input
125MHz clock delivered to STOP1 input
27ps resolution.
trigger positions in reference with both 125MHz and 125/4 clocks can be captured



Calibration mode:
TDC in I-Mode,
LVTTTL inputs, 10MHz max, TDC driven by 10MHz clock.
START: 10MHz clock delivered to TDC_CAL_START
STOP: buffer output
81ps resolution





the skew between outputs is about 5ps, so we can use two different outputs for delay chip and time stamping


Project/Equipment		FMC Delay 1ns 4cha	
Document		ADC clock generator	
	Designer	GK	
	Drawn by		
	Check by	-	
	Last Mod.	-	2010-09-02
	File	clock_generator.SchDoc	
Print Date		2010-09-06 16:41:59	Sheet 2 of 9
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland		EDA-XXXXX-VX-X	
		Size	Rev
		A4	-







Project/Equipment		FMC Delay 1ns 4cha	
Document		LED and MEMORY	
	Designer	GK	
	Drawn by	GK	XX/XX/XXXX
	Check by	-	-
	Last Mod.	-	2010-08-22
	File	LED MEM.SchDoc	
Print Date		2010-09-06 16:41:59	Sheet 4 of 9
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland		EDA-XXXXX-VX-X	Size A4 Rev -



Project/Equipment		FMC Delay 1ns 4cha	
Document		Designer GK	
<div>BE-CO</div> <div></div>		Drawn by	
		Check by -	
		Last Mod. -	
		File power_supply.SchDoc	
		Print Date 2010-09-06 16:42:00	
		Sheet 5 of 9	
		Size A4	Rev -


European Organization for Nuclear Research
CH-1211 Geneva 23 - Switzerland


EDA-XXXXX-VX-X



MC100LVEL input current is about 100..300uA
In order to translate LVCMOS to LVPECL/LVDS simple resistive network can be used


VCF = VEF Pin (Note 4) ECL Mode
VCF = No Connect LVCMOS Mode
VCF = 1.5 V +/- 100 mV LVTTTL Mode (Note 5)





Project/Equipment		FMC Delay 1ns 4cha	
Document		DELAY	
	Designer	GK	XX/XX/XXXX
	Drawn by	GK	-
	Check by	-	2010-09-02
	Last Mod.	-	2010-09-02
	File	CHANNEL_DELAY.SchDoc	
Print Date		2010-09-06 16:42:01	Sheet 8 of 9
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland		EDA-XXXXX-VX-X	
		Size	Rev
		A4	-

MC100LVEL input current is about 100..300uA
In order to translate LVCMOS to LVPECL/LVDS simple resistive network can be used

VCF = VEF Pin (Note 4) ECL Mode
VCF = No Connect LVCMOS Mode
VCF = 1.5 V +/- 100 mV LVTTTL Mode (Note 5)



Project/Equipment		FMC Delay 1ns 4cha	
Document		DELAY	
	Designer	GK	
	Drawn by	GK	XX/XX/XXXX
	Check by	-	2010-09-02
	Last Mod.	-	2010-09-02
File		CHANNEL_DELAY.SchDoc	
Print Date		2010-09-06 16:42:01	Sheet 8 of 9
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland		EDA-XXXXX-VX-X	
		Size	Rev
		A4	-



Project/Equipment		FMC Delay 1ns 4cha	
Document		Output buffer	
<div>BE-CO</div> <div></div>	Designer	GK	xx/xx/xxxx
	Drawn by	GK	-
	Check by	-	2010-08-24
	Last Mod.	-	2010-08-24
	File	OUTPUT_BUFFER.SchDoc	
Print Date		2010-09-06 16:42:02	Sheet 9 of 9
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland		EDA-XXXXX-VX-X	
		Size	Rev
		A4	-