![]() |
AIDA FMC Mini-TLU
Firmware for FMC-based mini-TLU (Trigger/Timing/Tagging Logic Unit) for AIDA
|
Aims to be the same as the Xilinx "FD" primitive - D-Type flip-flop. More...
Entities | |
rtl | architecture |
Ports | |
Q | out std_logic |
Output. | |
CLK | in std_logic |
Clock - rising edge active. | |
RST | in std_logic |
Active high, synchronous. | |
D | in STD_LOGIC |
Input. |
Aims to be the same as the Xilinx "FD" primitive - D-Type flip-flop.