var dir_9ad1b11d7789e337fab9655573ff39ce =
[
    [ "arrivalTimeLUT_rtl.vhd", "arrival_time_l_u_t__rtl_8vhd.html", [
      [ "arrivalTimeLUT", "classarrival_time_l_u_t.html", "classarrival_time_l_u_t" ],
      [ "arrivalTimeLUT.rtl", "classarrival_time_l_u_t_1_1rtl.html", "classarrival_time_l_u_t_1_1rtl" ]
    ] ],
    [ "dualSERDES_1to4_rtl.vhd", "dual_s_e_r_d_e_s__1to4__rtl_8vhd.html", [
      [ "dualSERDES_1to4", "classdual_s_e_r_d_e_s__1to4.html", "classdual_s_e_r_d_e_s__1to4" ],
      [ "dualSERDES_1to4.rtl", "classdual_s_e_r_d_e_s__1to4_1_1rtl.html", "classdual_s_e_r_d_e_s__1to4_1_1rtl" ]
    ] ],
    [ "DUTInterfaces_rtl.vhd", "_d_u_t_interfaces__rtl_8vhd.html", [
      [ "DUTInterfaces", "class_d_u_t_interfaces.html", "class_d_u_t_interfaces" ],
      [ "DUTInterfaces.rtl", "class_d_u_t_interfaces_1_1rtl.html", "class_d_u_t_interfaces_1_1rtl" ]
    ] ],
    [ "eventBuffer_rtl.vhd", "event_buffer__rtl_8vhd.html", [
      [ "eventBuffer", "classevent_buffer.html", "classevent_buffer" ],
      [ "eventBuffer.rtl", "classevent_buffer_1_1rtl.html", "classevent_buffer_1_1rtl" ]
    ] ],
    [ "eventFormatter_rtl.vhd", "event_formatter__rtl_8vhd.html", [
      [ "eventFormatter", "classevent_formatter.html", "classevent_formatter" ],
      [ "eventFormatter.rtl", "classevent_formatter_1_1rtl.html", "classevent_formatter_1_1rtl" ]
    ] ],
    [ "IPBusInterface_rtl.vhd", "_i_p_bus_interface__rtl_8vhd.html", [
      [ "IPBusInterface", "class_i_p_bus_interface.html", "class_i_p_bus_interface" ],
      [ "IPBusInterface.rtl", "class_i_p_bus_interface_1_1rtl.html", "class_i_p_bus_interface_1_1rtl" ]
    ] ],
    [ "logic_clocks_rtl.vhd", "logic__clocks__rtl_8vhd.html", [
      [ "logic_clocks", "classlogic__clocks.html", "classlogic__clocks" ],
      [ "logic_clocks.rtl", "classlogic__clocks_1_1rtl.html", "classlogic__clocks_1_1rtl" ]
    ] ],
    [ "pulseClockDomainCrossing_rtl.vhd", "pulse_clock_domain_crossing__rtl_8vhd.html", [
      [ "pulseClockDomainCrossing", "classpulse_clock_domain_crossing.html", "classpulse_clock_domain_crossing" ],
      [ "pulseClockDomainCrossing.rtl", "classpulse_clock_domain_crossing_1_1rtl.html", "classpulse_clock_domain_crossing_1_1rtl" ]
    ] ],
    [ "Reg_2clks.vhd", "_reg__2clks_8vhd.html", [
      [ "Reg_2clks", "class_reg__2clks.html", "class_reg__2clks" ],
      [ "Reg_2clks.Behavioral", "class_reg__2clks_1_1_behavioral.html", "class_reg__2clks_1_1_behavioral" ]
    ] ],
    [ "registerCounter_rtl.vhd", "register_counter__rtl_8vhd.html", [
      [ "registerCounter", "classregister_counter.html", "classregister_counter" ],
      [ "registerCounter.rtl", "classregister_counter_1_1rtl.html", "classregister_counter_1_1rtl" ]
    ] ],
    [ "serdes_1_to_n_SDR.vhd", "serdes__1__to__n___s_d_r_8vhd.html", [
      [ "serdes_1_to_n_SDR", "classserdes__1__to__n___s_d_r.html", "classserdes__1__to__n___s_d_r" ],
      [ "serdes_1_to_n_SDR.Behavioral", "classserdes__1__to__n___s_d_r_1_1_behavioral.html", "classserdes__1__to__n___s_d_r_1_1_behavioral" ]
    ] ],
    [ "sync_reg.vhd", "sync__reg_8vhd.html", [
      [ "sync_reg", "classsync__reg.html", "classsync__reg" ],
      [ "sync_reg.Behavioral", "classsync__reg_1_1_behavioral.html", "classsync__reg_1_1_behavioral" ]
    ] ],
    [ "triggerInputs_rtl.vhd", "trigger_inputs__rtl_8vhd.html", [
      [ "triggerInputs", "classtrigger_inputs.html", "classtrigger_inputs" ],
      [ "triggerInputs.rtl", "classtrigger_inputs_1_1rtl.html", "classtrigger_inputs_1_1rtl" ]
    ] ],
    [ "triggerLogic_rtl.vhd", "trigger_logic__rtl_8vhd.html", [
      [ "triggerLogic", "classtrigger_logic.html", "classtrigger_logic" ],
      [ "triggerLogic.rtl", "classtrigger_logic_1_1rtl.html", "classtrigger_logic_1_1rtl" ]
    ] ]
];