AIDA FMC Mini-TLU
Firmware for FMC-based mini-TLU (Trigger/Timing/Tagging Logic Unit) for AIDA
 All Classes Files Functions Variables Pages
common Directory Reference
Directory dependency graph for common:
/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl/common

Files

file  arrivalTimeLUT_rtl.vhd
 
file  clocks_s6_extphy.vhd
 
file  dualSERDES_1to4_rtl.vhd
 
file  DUTInterfaces_rtl.vhd
 
file  eventBuffer_rtl.vhd
 
file  eventFormatter_rtl.vhd
 
file  GPL_doxygen_header.vhdl
 
file  i2c_master_rtl.vhd
 
file  ipbus_addr_decode.vhd
 
file  ipbus_ver.vhd
 
file  IPBusInterface_rtl.vhd
 
file  logic_clocks_rtl.vhd
 
file  pulseClockDomainCrossing_rtl.vhd
 
file  Reg_2clks.vhd
 Synchronization module 1b.
 
file  registerCounter_rtl.vhd
 
file  serdes_1_to_n_SDR.vhd
 Serdes 1 to n SDR.
 
file  sync_reg.vhd
 Synchronization module 32b.
 
file  triggerInputs_rtl.vhd
 
file  triggerLogic_rtl.vhd