Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
A
AIDA-2020 TLU
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
2
Issues
2
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
AIDA-2020 TLU
Issues
#7
Closed
Open
Opened
Apr 11, 2014
by
David Cussans
@cussans
Options
Report abuse
New issue
Report abuse
New issue
Firmware: 80 MHz output on clock connector ( should be 40 MHz)
Should get 40MHz on clock connector. Get 80MHz.
Should get 40MHz on clock connector. Get 80MHz.
👍
0
👎
0