hdl/spec/src/ip_cores/mem_core/blk_mem_circ_buff_v6_4_ste/example_design/blk_mem_circ_buff_v6_4_top.ucf · d4b1ca5229f616d628cb661e46ded3c3b05fc08b · Projects / FMC TDC 1ns 5cha - Gateware · Open Hardware Repository

Blame History Permalink

Completion of the Coregen files from the new version of the Xilin 13.3 software · d4b1ca52
penacoba authored Nov 08, 2011
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@58 85dfdc96-de2c-444c-878d-45b388be74a9
```
d4b1ca52

blk_mem_circ_buff_v6_4_top.ucf 2.65 KB