Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC TDC 1ns 5cha - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
1
Issues
1
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC TDC 1ns 5cha - Gateware
Commits
2dcf1100
Commit
2dcf1100
authored
Sep 11, 2018
by
Tomasz Wlostowski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
rtl/data_engine: don't use possibly metastable ef1_meta/ef2_meta signals.
parent
c64cb20c
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
2 additions
and
7 deletions
+2
-7
data_engine.vhd
hdl/rtl/data_engine.vhd
+2
-7
No files found.
hdl/rtl/data_engine.vhd
View file @
2dcf1100
...
...
@@ -107,9 +107,7 @@ entity data_engine is
-- Signals from the acam_databus_interface unit: empty FIFO flags
acam_ef1_i
:
in
std_logic
;
-- empty fifo 1 (fully synched signal; ef1 after 2 DFFs)
acam_ef1_meta_i
:
in
std_logic
;
-- empty fifo 1 (possibly metestable; ef1 after 1 DFF)
acam_ef2_i
:
in
std_logic
;
-- empty fifo 2 (fully synched signal; ef2 after 2 DFFs)
acam_ef2_meta_i
:
in
std_logic
;
-- empty fifo 2 (possibly metestable; ef2 after 1 DFF)
-- Signals from the acam_databus_interface unit: communication with ACAM for configuration or tstamps retreival
acam_ack_i
:
in
std_logic
;
-- WISHBONE ack
...
...
@@ -198,7 +196,7 @@ begin
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Combinatorial process
data_engine_fsm_comb
:
process
(
engine_st
,
activate_acq_p_i
,
deactivate_acq_p_i
,
acam_ef1_i
,
acam_adr
,
acam_ef2_i
,
acam_
ef1_meta_i
,
acam_ef2_meta_i
,
acam_
wr_config_p_i
,
acam_ef2_i
,
acam_wr_config_p_i
,
acam_rdbk_config_p_i
,
acam_rdbk_status_p_i
,
acam_ack_i
,
acam_rst_p_i
,
acam_rdbk_ififo1_p_i
,
acam_rdbk_ififo2_p_i
,
acam_rdbk_start01_p_i
,
start_from_fpga_i
,
time_c
,
time_c_full_p
)
...
...
@@ -400,9 +398,6 @@ begin
if
acam_ef2_i
=
'0'
then
nxt_engine_st
<=
GET_STAMP2
;
elsif
acam_ef1_meta_i
=
'0'
then
nxt_engine_st
<=
GET_STAMP1
;
else
nxt_engine_st
<=
ACTIVE
;
end
if
;
...
...
@@ -429,7 +424,7 @@ begin
if
acam_ef1_i
=
'0'
then
nxt_engine_st
<=
GET_STAMP1
;
elsif
acam_ef2_
meta_
i
=
'0'
then
elsif
acam_ef2_i
=
'0'
then
nxt_engine_st
<=
GET_STAMP2
;
else
nxt_engine_st
<=
ACTIVE
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment