Skip to content

F
FMC TDC 1ns 5cha - Gateware
Commit 320d75f0 authored by penacoba's avatar penacoba
Browse files
Options

Operational version of the data engine FSM 

+ corrected bug of start_from_fpga generation after reset


git-svn-id: http://svn.ohwr.org/fmc-tdc@51 85dfdc96-de2c-444c-878d-45b388be74a9
parent dc894263
Show whitespace changes
Inline Side-by-side
Showing with 87 additions and 44 deletions
hdl/spec/src/rtl/acam_timecontrol_interface.vhd
View file @ 320d75f0
......@@ -101,6 +101,7 @@ signal start_from_fpga : std_logic;
signal start_trig : std_logic;
signal start_trig_r : unsigned(2 downto 0);
signal start_trig_edge : std_logic;
signal start_trig_received : std_logic;
signal waitingfor_refclk : std_logic;
signal window_active : std_logic;
signal window_delay : std_logic_vector(g_width-1 downto 0);
......@@ -167,14 +168,14 @@ begin
port map(
clk => clk,
end_value => x"00000004",
incr => '1',
incr => start_trig_received,
reset => counter_reset,
count_done => window_inverted,
current_value => counter_value
);
window_active <= not(window_inverted);
window_active <= not(window_inverted) and start_trig_received;
-- After many tests with the ACAM chip, the Start Disable feature
-- doesn't seem to be stable. It has therefore been decided to
......@@ -217,6 +218,18 @@ begin
wait until clk ='1';
end process;
actual_trigger_received: process -- signal needed to exclude the generation of
begin -- the start_from_fpga after a general reset
if reset ='1' then
start_trig_received <= '0';
elsif window_start ='1' then
start_trig_received <= '1';
elsif counter_value =x"00000004" then
start_trig_received <= '0';
end if;
wait until clk ='1';
end process;
inputs_synchronizer: process
begin
if reset ='1' then
......
hdl/spec/src/rtl/data_engine.vhd
View file @ 320d75f0
......@@ -65,8 +65,10 @@ entity data_engine is
acam_ififo1_o : out std_logic_vector(g_width-1 downto 0);
acam_ififo2_o : out std_logic_vector(g_width-1 downto 0);
acam_start01_o : out std_logic_vector(g_width-1 downto 0);
acam_timestamp_o : out std_logic_vector(28 downto 0);
acam_timestamp_valid_o : out std_logic
acam_timestamp1_o : out std_logic_vector(g_width-1 downto 0);
acam_timestamp1_valid_o : out std_logic;
acam_timestamp2_o : out std_logic_vector(g_width-1 downto 0);
acam_timestamp2_valid_o : out std_logic
);
end data_engine;
......@@ -113,6 +115,11 @@ signal acam_ififo1 : std_logic_vector(g_width-1 downto 0);
signal acam_ififo2 : std_logic_vector(g_width-1 downto 0);
signal acam_start01 : std_logic_vector(g_width-1 downto 0);
signal acam_timestamp1 : std_logic_vector(g_width-1 downto 0);
signal acam_timestamp1_valid : std_logic;
signal acam_timestamp2 : std_logic_vector(g_width-1 downto 0);
signal acam_timestamp2_valid : std_logic;
signal reset_word : std_logic_vector(g_width-1 downto 0);
signal reg4 : std_logic_vector(g_width-1 downto 0);
......@@ -169,9 +176,9 @@ begin
if deactivate_acq ='1' then
nxt_engine_st <= inactive;
elsif acam_ef1 ='1' then
elsif acam_ef1 ='0' then
nxt_engine_st <= get_stamp1;
elsif acam_ef2 ='1' then
elsif acam_ef2 ='0' then
nxt_engine_st <= get_stamp2;
else
nxt_engine_st <= active;
......@@ -183,8 +190,10 @@ begin
acam_we <= '0';
if acam_ack ='1' then
if acam_ef2 ='1' then
if acam_ef2 ='0' then
nxt_engine_st <= get_stamp2;
elsif acam_ef1 ='0' then
nxt_engine_st <= get_stamp1;
else
nxt_engine_st <= active;
end if;
......@@ -198,8 +207,10 @@ begin
acam_we <= '0';
if acam_ack ='1' then
if acam_ef1 ='1' then
if acam_ef1 ='0' then
nxt_engine_st <= get_stamp1;
elsif acam_ef2 ='0' then
nxt_engine_st <= get_stamp2;
else
nxt_engine_st <= active;
end if;
......@@ -430,6 +441,14 @@ begin
wait until clk ='1';
end process;
acam_timestamp1 <= acam_data_rd;
acam_timestamp2 <= acam_data_rd;
acam_timestamp1_valid <= '1' when (acam_ack ='1' and engine_st = get_stamp1)
else '0';
acam_timestamp2_valid <= '1' when (acam_ack ='1' and engine_st = get_stamp2)
else '0';
acam_status <= acam_config_rdbk(9);
reg4 <= acam_config(4);
reset_word <= reg4(31 downto 24) & "01" & reg4(21 downto 0);
......@@ -466,6 +485,11 @@ begin
acam_ififo2_o <= acam_ififo2;
acam_start01_o <= acam_start01;
acam_timestamp1_o <= acam_timestamp1;
acam_timestamp2_o <= acam_timestamp2;
acam_timestamp1_valid_o <= acam_timestamp1_valid;
acam_timestamp2_valid_o <= acam_timestamp2_valid;
end rtl;
----------------------------------------------------------------------------------------------------
......
hdl/spec/src/rtl/top_tdc.vhd
View file @ 320d75f0
......@@ -166,7 +166,7 @@ architecture rtl of top_tdc is
);
port(
acam_start01_i : in std_logic_vector(16 downto 0);
acam_timestamp_i : in std_logic_vector(28 downto 0);
acam_timestamp_i : in std_logic_vector(27 downto 0);
acam_timestamp_valid_i : in std_logic;
clk_i : in std_logic;
reset_i : in std_logic;
......@@ -280,8 +280,10 @@ architecture rtl of top_tdc is
acam_ififo1_o : out std_logic_vector(g_width-1 downto 0);
acam_ififo2_o : out std_logic_vector(g_width-1 downto 0);
acam_start01_o : out std_logic_vector(g_width-1 downto 0);
acam_timestamp_o : out std_logic_vector(28 downto 0);
acam_timestamp_valid_o : out std_logic
acam_timestamp1_o : out std_logic_vector(g_width-1 downto 0);
acam_timestamp1_valid_o : out std_logic;
acam_timestamp2_o : out std_logic_vector(g_width-1 downto 0);
acam_timestamp2_valid_o : out std_logic
);
end component;
......@@ -518,8 +520,10 @@ signal acam_rise_errflag_p : std_logic;
signal acam_fall_intflag_p : std_logic;
signal acam_rise_intflag_p : std_logic;
--signal acam_start01 : std_logic_vector(16 downto 0);
signal acam_timestamp : std_logic_vector(28 downto 0);
signal acam_timestamp_valid : std_logic;
signal acam_timestamp1 : std_logic_vector(g_width-1 downto 0);
signal acam_timestamp1_valid : std_logic;
signal acam_timestamp2 : std_logic_vector(g_width-1 downto 0);
signal acam_timestamp2_valid : std_logic;
signal full_timestamp : std_logic_vector(3*g_width-1 downto 0);
signal full_timestamp_valid : std_logic;
signal general_reset : std_logic;
......@@ -769,8 +773,10 @@ begin
acam_ififo1_o => acam_ififo1,
acam_ififo2_o => acam_ififo2,
acam_start01_o => acam_start01,
acam_timestamp_o => open,
acam_timestamp_valid_o => open
acam_timestamp1_o => acam_timestamp1,
acam_timestamp1_valid_o => acam_timestamp1_valid,
acam_timestamp2_o => acam_timestamp2,
acam_timestamp2_valid_o => acam_timestamp2_valid
);
circular_buffer_block: circular_buffer
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment