top: updated synthesis descriptors

3b60a1ec · Tomasz Wlostowski · 5765c94d · 3b60a1ec · 3b60a1ec
Commit 3b60a1ec authored May 22, 2015 by Tomasz Wlostowski
Hide whitespace changes
Inline Side-by-side

Showing with 61 additions and 61 deletions

synthesis_descriptor.vhd hdl/top/spec/synthesis_descriptor.vhd +4 -4

synthesis_descriptor.vhd hdl/top/svec/synthesis_descriptor.vhd +57 -57

No files found.
--- a/hdl/top/spec/synthesis_descriptor.vhd
+++ b/hdl/top/spec/synthesis_descriptor.vhd
@@ -43,11 +43,11 @@ package synthesis_descriptor is
 constant c_sdb_synthesis_info : t_sdb_synthesis :=
  (
    syn_module_name => "wr_spec_tdc     ",
-    syn_commit_id => "00000000000000000000000000000000",
+    syn_commit_id => "5765c94d3f0b118adcc9bfea880aca75",
    syn_tool_name => "ISE     ",
-    syn_tool_version => x"00000134",
-    syn_date => x"20140617",
-    syn_username => "egousiou       ");
+    syn_tool_version => x"00000147",
+    syn_date => x"20150522",
+    syn_username => "twlostow       ");

 constant c_sdb_repo_url : t_sdb_repo_url :=
  (

--- a/hdl/top/svec/synthesis_descriptor.vhd
+++ b/hdl/top/svec/synthesis_descriptor.vhd
------------------------------------------------------------------------------
-- Title      : TDC FMC SVEC (Simple VME FMC Carrier) SDB descriptor
-- Project    : TDC FMC (fmc-tdc-1ns-5cha)
-------------------------------------------------------------------------------
-- File       : synthesis_descriptor.vhd
-- Author     : Evangelia Gousiou
-- Company    : CERN
-- Created    : 2013-04-16
-- Last update: 2015-04-08
-- Platform   : FPGA-generic
-- Standard   : VHDL'93
-------------------------------------------------------------------------------
-- Description: SDB descriptor for the top level of the FD on a SPEC carrier.
-- Contains synthesis & source repository information.
-- Warning: this file is modified whenever a synthesis is executed.
-------------------------------------------------------------------------------
--
-- Copyright (c) 2013 CERN / BE-CO-HT
--
-- This source file is free software; you can redistribute it   
-- and/or modify it under the terms of the GNU Lesser General   
-- Public License as published by the Free Software Foundation; 
-- either version 2.1 of the License, or (at your option) any   
-- later version.                                               
--
-- This source is distributed in the hope that it will be       
-- useful, but WITHOUT ANY WARRANTY; without even the implied   
-- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      
-- PURPOSE.  See the GNU Lesser General Public License for more 
-- details.                                                     
--
-- You should have received a copy of the GNU Lesser General    
-- Public License along with this source; if not, download it   
-- from http://www.gnu.org/licenses/lgpl-2.1.html
--
-------------------------------------------------------------------------------
-library ieee;
-use ieee.STD_LOGIC_1164.all;
-use work.wishbone_pkg.all;
-
-package synthesis_descriptor is
-  
-constant c_sdb_synthesis_info : t_sdb_synthesis :=
-  (
-    syn_module_name => "wr_svec_tdc     ",
-    syn_commit_id => "00000000000000000000000000000000",
-    syn_tool_name => "ISE     ",
-    syn_tool_version => x"00000147",
-    syn_date => x"20150408",
-    syn_username => "twlostow       ");
-
-constant c_sdb_repo_url : t_sdb_repo_url :=
-  (
-    repo_url => "http://svn.ohwr.org/fmc-tdc                                    " 
-  );
-
-end package synthesis_descriptor;
+------------------------------------------------------------------------------
+-- Title      : TDC FMC SVEC (Simple VME FMC Carrier) SDB descriptor
+-- Project    : TDC FMC (fmc-tdc-1ns-5cha)
+-------------------------------------------------------------------------------
+-- File       : synthesis_descriptor.vhd
+-- Author     : Evangelia Gousiou
+-- Company    : CERN
+-- Created    : 2013-04-16
+-- Last update: 2015-04-08
+-- Platform   : FPGA-generic
+-- Standard   : VHDL'93
+-------------------------------------------------------------------------------
+-- Description: SDB descriptor for the top level of the FD on a SPEC carrier.
+-- Contains synthesis & source repository information.
+-- Warning: this file is modified whenever a synthesis is executed.
+-------------------------------------------------------------------------------
+--
+-- Copyright (c) 2013 CERN / BE-CO-HT
+--
+-- This source file is free software; you can redistribute it   
+-- and/or modify it under the terms of the GNU Lesser General   
+-- Public License as published by the Free Software Foundation; 
+-- either version 2.1 of the License, or (at your option) any   
+-- later version.                                               
+--
+-- This source is distributed in the hope that it will be       
+-- useful, but WITHOUT ANY WARRANTY; without even the implied   
+-- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      
+-- PURPOSE.  See the GNU Lesser General Public License for more 
+-- details.                                                     
+--
+-- You should have received a copy of the GNU Lesser General    
+-- Public License along with this source; if not, download it   
+-- from http://www.gnu.org/licenses/lgpl-2.1.html
+--
+-------------------------------------------------------------------------------
+library ieee;
+use ieee.STD_LOGIC_1164.all;
+use work.wishbone_pkg.all;
+
+package synthesis_descriptor is
+  
+constant c_sdb_synthesis_info : t_sdb_synthesis :=
+  (
+    syn_module_name => "wr_svec_tdc     ",
+    syn_commit_id => "5765c94d3f0b118adcc9bfea880aca75",
+    syn_tool_name => "ISE     ",
+    syn_tool_version => x"00000147",
+    syn_date => x"20150522",
+    syn_username => "twlostow       ");
+
+constant c_sdb_repo_url : t_sdb_repo_url :=
+  (
+    repo_url => "http://svn.ohwr.org/fmc-tdc                                    " 
+  );
+
+end package synthesis_descriptor;