Skip to content

F
FMC TDC 1ns 5cha - Gateware
Commit 4d681a60 authored by Grzegorz Daniluk's avatar Grzegorz Daniluk
Browse files
Options

adding Xilinx ISE project file for SPEC

parent 1170651f
Expand all Hide whitespace changes
Inline Side-by-side
Showing with 470 additions and 469 deletions
hdl/syn/spec/wr_spec_tdc.xise
View file @ 4d681a60
This diff is collapsed.
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment