Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC TDC 1ns 5cha - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
1
Issues
1
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC TDC 1ns 5cha - Gateware
Commits
b69e7d0c
Commit
b69e7d0c
authored
Sep 21, 2018
by
Tomasz Wlostowski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
top/spec: enable FIFO readout following addition of the corresponding generic
parent
7b5a81be
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
2 additions
and
1 deletion
+2
-1
wr_spec_tdc.vhd
hdl/top/spec/wr_spec_tdc.vhd
+2
-1
No files found.
hdl/top/spec/wr_spec_tdc.vhd
View file @
b69e7d0c
...
...
@@ -823,8 +823,9 @@ begin
cmp_tdc_mezzanine
:
entity
work
.
fmc_tdc_wrapper
generic
map
(
g_simulation
=>
g_simulation
,
g_with_direct_readout
=>
tru
e
,
g_with_direct_readout
=>
fals
e
,
g_use_dma_readout
=>
g_use_dma_readout
,
g_use_fifo_readout
=>
true
,
g_use_fake_timestamps_for_sim
=>
g_use_fake_timestamps_for_sim
)
port
map
(
clk_sys_i
=>
clk_sys_62m5
,
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment