update xilinx project files for SPEC and SVEC
Showing
hdl/syn/spec/Makefile
0 → 100644
This source diff could not be displayed because it is too large.
You can
view the blob
instead.
hdl/syn/svec/Makefile
0 → 100644
This source diff could not be displayed because it is too large.
You can
view the blob
instead.
Please
register
or
sign in
to comment