rtl/acam_databus_interface: make design fully synchronous, extend read cycle length to ensure correct Empty Flag timing

- fake timestamp generation option
- fixed timestamp calculation in data_formatting.vhd
Still a test bitstream, not fully functional.