Programming languages used in this repository

  •   VHDL
    86.26 %
  •   Stata
    5.04 %
  •   SystemVerilog
    4.06 %
  •   Makefile
    3.7 %
  •   Python
    0.66 %
  •   Lua
    0.16 %
  •   Verilog
    0.11 %

Commit statistics for 57ec601cfc7cf7885f481ee3f01866679dcb55d2 Mar 09 - Oct 24

  • Total: 24 commits
  • Average per day: 0.1 commits
  • Authors: 2

Commits per day of month

Commits per weekday

Commits per day hour (UTC)