Programming languages used in this repository
-
VHDL
86.26 %
-
Stata
5.04 %
-
SystemVerilog
4.06 %
-
Makefile
3.7 %
-
Python
0.66 %
-
Lua
0.16 %
-
Verilog
0.11 %
Commit statistics for cb30b5d138db1c790b241fa85319261cb63eae9d Mar 09 - Jul 29
- Total: 5 commits
- Average per day: 0.0 commits
- Authors: 2
Commits per day of month
Commits per weekday
Commits per day hour (UTC)