

# SVEC FMC-TDC developer's manual

*Support document for the SVEC TDC driver developers.*

*Description of the register mapping and the establishment of basic communication.*

---

E. Gousiou | January 2014

## A. TDC CHARACTERISTICS

Table 1 lists the characteristics of the FMC TDC board. In this TDC application we are only interested in time difference between rising edges of pulses. Note also that pulses of width <100 ns are considered as noise and are rejected. Typical measurements of this application are 10 ns - 500 us (time difference between pulses).

The ACAM chip is registering all the arriving edges, rising and falling, and the subtraction and pulse rejection takes place at the software level.

<b>Input channels</b>	5 channels TTL with software selectable 50 Ohm termination. Inputs need to be protected against +15V pulses with pulse width > 10us at 50Hz.
<b>Channels enable</b>	Software controlled switch that enables/ disables all 5 channels
<b>Timestamps buffer</b>	Circular buffer that keeps the last 128 pulses (256 rising and falling edges); programmable interrupts implemented based on the number of accumulated timestamps or the amount of elapsed time.
<b>Timestamps precision</b>	+/- 700 ps deviation
<b>Timebase accuracy</b>	+/- 4 ppm from a local TCXO on the FMC board; much better accuracy would be reached when used on a White Rabbit enabled FMC carrier.
<b>Max input pulse rate</b>	31.25 MHz from all 5 channels. If the input rate overpasses this value the user is notified with an interrupt.
<b>Timestamps</b>	Timestamps apply to both rising and falling edges of incoming pulses; on the software level the falling edges are only used for the calculation of the pulse width so that pulses < 100 ns are ignored; rising edges are subtracted between them.
<b>Min input pulse width</b>	100 ns, narrower pulses are ignored on software level by subtracting a falling edge from the previous rising one.
<b>ACAM mode</b>	I-mode, 81ps resolution, +/- 500ps precision ( $6\sigma$ )
<b>Connectors</b>	LEMO 00
<b>FMC connector</b>	Low Pin Count
<b>PCB</b>	6 layers

Table 1: TDC specifications

## B. SPEC TDC

The SVEC board can house two FMC TDC mezzanine boards. The communication with the VME interface takes place through the VME64x core that is instantiated in the TDC gateway.



Figure 1: TDC mezzanines and SVEC carrier

## C. DATA FORMAT

For each one of the mezzanines the TDC gateway is retrieving timestamps generated by the ACAM chip, it is adapting them to a comprehensive format and it is then making them available in a circular buffer to the PCIe interface. Each final timestamp is a 128-bit word with the following structure:

Bits	Description
[127:96]	Metadata: rising/falling tstamp, channel number [127..125]: Input Channel, 0 to 4 [123] : Edge Type   “1” means rising edge, “0” means falling [122..96] : used for debugging
[95:64]	Local UTC time: the resolution is 1 s
[63:32]	Coarse time within the current UTC time: the resolution is 8 ns
[31:0]	Fine time: the resolution is 81.03 ps

Table 2: Timestamp format.  $\text{Timestamp [ps]} = (\text{Local UTC} * 10^{12}) + (\text{Coarse time} * 8 * 10^3) + (\text{Fine time} * 81.03)$

As the structure indicates, each timestamp is referred to a UTC second. The coarse and fine times indicate with 81.03 ps resolution the amount of time passed after the last UTC second.

## D. ADDRESS MAPPING

The SVEC FMC TDC gateway is a modular design including the components described in Table 3. The communication with all the components takes place through VME; Table 3 lists the base addressing of the different components.

Component	Base Address
Crossbar SDB records	0x00000
Carrier 1-wire	0x10000
Carrier info	0x20000
VIC	0x30000
TDC#1 1-wire	0x50000
TDC#1 configuration	0x51000
TDC#1 EIC	0x52000
TDC#1 EEPROM I2C	0x53000
TDC#1 timestamps circular buffer	0x54000
TDC#2 1-wire	0x60000
TDC#2 configuration	0x61000
TDC#2 EIC	0x62000
TDC#2 EEPROM I2C	0x63000
TDC#2 timestamps circular buffer	0x64000

Table 3: Components addressing

Hereon follows a description of each component and a suggested operation procedure. Note that the components for TDC#1 and TDC#2 are identical, only the addressing is different.

## I. SDB crossbar

The WISHBONE crossbar implements SDB records <sup>[1]</sup>. The records describe the WISHBONE slaves and their mapping on the bus. The SDB records ROM is located at offset 0x0. In order to identify the gateware the following SDB meta-information records are used: integration, repo-url, synthesis tool.

## II. Carrier 1-wire

Consult [2] for a detailed description of the 1-wire core register map.

## III. Carrier info:

The following registers are used:

Register name	R/W		Description	Byte Address
Carrier type and PCB version	R	[bits 4..0]	Binary coded PCB layout version	0x20000
		[bits 15..5]	Carrier type : 0x1 = SPEC 0x2 = SVEC 0x3 = VFC 0x4 = SPEXI	
		[bits 31..6]	not used	
Status	R	[bit 0]	FMC 1 presence, active low	0x20004
		[bit 2]	clk_62m5_sys PLL status, active high	
		[bit 4]	FMC 2 presence, active low	
		[bit 5]	tdc1_clk_125m PLL status, active high	
		[bit 6]	tdc2_clk_125m PLL status, active high	
[bit 3, 31..7]	not used			
Reset	W	[bit 3]	TDC#1 reset, active low	0x2000C
		[bit 4]	TDC#2 reset, active low	

Table 4: Carrier info registers map for SVEC

## IV. VIC

In order to redirect interrupts from different cores to the corresponding driver in the Linux kernel in a generic way, a two layers scheme is used. The first layer is the Embedded Interrupt Controllers, described in section VII, which is multiplexing the different interrupt sources into one single line. The second layer is the Vectored Interrupt Controller, VIC, which is multiplexing interrupt lines from different EICs into a single line to the host. In this case, the VIC interrupt request output is connected to the GPIO 8 of the GN4124 chip. The GN4124 must be configured to generate a MSI when a rising edge is detected on GPIO 8. The VIC keeps a table (IVT\_RAM) initialized with the base addresses of the EICs connected to each one of its inputs. Here there is only the TDC EIC at address 0x52000. Table 5 describes all the VIC registers.

Register name	R/W		Description	Byte Address
<b>CTL</b> VIC Control reg	R/W	[bit 0]	ENABLE Write '1' to enable the VIC operation Write '0' to disable the VIC operation	0x30000
		[bit 1]	POL Write '1' to set the IRQ output active high Write '0' to set the IRQ output active low	
		[bit 2]	EMU_EDGE Write '1' to force a low pulse of EMU_LEN-clock-cycles at each write to EOIR. Write '0' for a normal IQR master line behavior	
		[bit 3]	EMU_LEN Length of the delay between write to EOIR and re-assertion of irq_master_o	
<b>RISR</b> Raw Irq Status	R	[bit 0]	Current state of the FMC TDC mezzanine #1 interrupt	0x30004
		[bit 1]	Current state of the FMC TDC mezzanine #2 interrupt	
		[bits 31..2]	Not used	
<b>IER</b> Irq Enable Reg	W	[bit 0]	Write '1' to enable the FMC TDC mezzanine #1 interrupt Write '0' has no effect	0x30008
		[bit 1]	Write '1' to enable the FMC TDC mezzanine #2 interrupt Write '0' has no effect	
		[bits 31..2]	Not used	
<b>IDR</b> Irq Disable Reg	W	[bit 0]	Write '1' to disable the FMC TDC mezzanine #1 interrupt Write '0' has no effect	0x3000C
		[bit 1]	Write '1' to disable the FMC TDC mezzanine #2 interrupt Write '0' has no effect	
		[bits 31..2]	Not used	
<b>IMR</b> Irq Mask	R	[bit 0]	Read '1' means FMC TDC mezzanine #1 interrupt is enabled Read '0' means FMC TDC mezzanine #1 interrupt is disabled	0x30010
		[bit 1]	Read '1' means FMC TDC mezzanine #2 interrupt is enabled Read '0' means FMC TDC mezzanine #2 interrupt is disabled	
		[bits 31..2]	Not used	
<b>VAR</b> Vector Address reg	R	[bits 31..0]	Address of the pending interrupt vector, read from the IVT_RAM	0x30014
<b>SWIR</b> Software Irq Reg	W	[bits 31..0]	Writing '1' to one of the bits causes a software emulation of the respective interrupt.	0x30018
<b>EOIR</b> End Of Irq Ack Reg	W	[bit 0]	Writing '1' acknowledges an FMC TDC mezzanine #1 pending interrupt	0x3001C
		[bit 1]	Writing '1' acknowledges an FMC TDC mezzanine #2 pending interrupt	
		[bits 31..2]	Not used	
<b>MEM</b> RAM with Interrupt Vector Table	R	[bits 31..0]	Contain the address "0x52000" of the FMC TDC mezzanine #1 EIC WISHBONE slave	0x30020
		[bits 31..0]	Contain the address "0x62000" of the FMC TDC mezzanine #2 EIC WISHBONE slave	0x30024
			Rest of the RAM not used	0x30028
				...
				0x3003F

Table 5: VIC register map

Table 6 describes how the VIC should be configured.

VIC control register
ENABLE = '1'
POL = '1'
EMU_EDGE = '0'
IER(0) = IER(1) = '1'

Table 6: VIC configuration for SVEC

## V. Mezzanine 1-wire

Similarly to the Carrier 1-wire of section, consult [2] for a detailed description of the 1-wire core register map.

## VI. TDC configuration

To operate the FMC TDC board it is necessary to give values to certain configuration registers. This includes registers for the configuration of the ACAM chip and other local registers for the TDC core.

### *TDC configuration: ACAM chip Registers*

The following registers are part of the TDC core and are used for the communication with the ACAM chip. For a detailed description of the registers please consult the TDC-GPX documentation <sup>[3]</sup>.

Name	R/W	Description	Byte Address TDC#1/ TDC#2	Typical Value
<b>Acam config reg. 0</b>	R/W	rising/falling edges config	0x51000/ 0x61000	x01F0FC81
<b>Acam config reg. 1</b>	R/W	Channel adjustments (other modes)	0x51004/ 0x61004	x00000000
<b>Acam config reg. 2</b>	R/W	mode I and disable unused channels according to the application	0x51008/ 0x61008	x00000E02
<b>Acam config reg. 3</b>	R/W	resolutions and tests (other modes)	0:5100C/ 0x6100C	x00000000
<b>Acam config reg. 4</b>	R/W	start timer set to 16 and resets	0:51010/ 0x61010	x0200000F
<b>Acam config reg. 5</b>	R/W	start retrigger OFF and offset set to 2.000	0:51014/ 0:61014	x000007D0
<b>Acam config reg. 6</b>	R/W	LF flags levels to be defined according to the application	0:51018/ 0:61018	x00000003
<b>Acam config reg. 7</b>	R/W	PLL values: RefClkDiv=7, HSDiv=234, PhaseNeg	0:5101C/ 0:6101C	x00001FEA
<b>Acam config reg. 11</b>	R/W	ERR flag config on the 8 Hit FIFOs	0:5102C/ 0:6102C	x00FF0000
<b>Acam config reg. 12</b>	R/W	INT flag config on Start nb overflow + HFIFO & IFIFO status flags	0:51030/ 0:61030	x04000000
<b>Acam config reg. 14</b>	R/W	16-bit mode control	0:51038/ 0:61038	x00000000

Table 7: ACAM configuration registers

**Acam config reg. 0:** Is set to enable the internal oscillator and the rising and falling edges for the TTL inputs 1 to 5.

**Acam config reg. 1:** Not used in the ACAM mode chosen for this application.

**Acam config reg. 2:** Sets the operational mode of the ACAM chip to the I-mode. Disables channels 6 to 8.

**Acam config reg. 3:** Not used in the ACAM mode chosen for this application.

**Acam config reg. 4:** Sets the StartTimer to 16; i.e. 512 ns. Sets the EF pin to drive all the time.

**Acam config reg. 5:** Sets start retrigger to OFF. Sets the programmable internal start offset to 2000.

**Acam config reg. 6:** Sets the threshold level for the LF flags arbitrary to 3. Can be changed if required for further developments of the application.

**Acam config reg. 7:** Sets the ACAM internal PLL values. RefClkDiv=7, HSDiv=234 and inverts the phase output.

**Acam config reg. 11:** Sets the ErrFlag pin to report for any full flags on the HitFIFOs.

**Acam config reg. 12:** Sets the IntFlag to the highest bit of the Start# (Start number) counter.



### *TDC configuration: ACAM read-back Registers*

A different set of registers is used to store the values of the registers that are read-back directly from the ACAM chip. This set of registers includes the configuration registers detailed above, plus the Read-only registers to access the Interface FIFOs registers as well as the Start01 register.

Name	R/W	Description	Byte Address TDC#1/ TDC#2	Typical Value
<b>Acam readback reg. 0</b>	R	rising/falling edges config	0x51040/ 0x61040	xc1F0FC81
<b>Acam readback reg. 1</b>	R	Channel adjustments (other modes)	0x51044/ 0x61044	xc0000000
<b>Acam readback reg. 2</b>	R	mode I and disable unused channels	0x51048/ 0x61048	xc0000E02
<b>Acam readback reg. 3</b>	R	resolutions and tests (other modes)	0x5104C/ 0x6104C	xc0000000
<b>Acam readback reg. 4</b>	R	start timer set to 16 and resets	0x51050/ 0x61050	xc200000F
<b>Acam readback reg. 5</b>	R	start retrigger OFF and offset set to 2.000	0x51054/ 0x61054	xc00007D0
<b>Acam readback reg. 6</b>	R	LF flags levels to max	0x51058/ 0x61058	xc00000FC
<b>Acam readback reg. 7</b>	R	PLL values: RefClkDiv=7, HSDiv=234, PhaseNeg	0x5105C/ 0x6105C	xc0001FEA
<b>Acam readback reg. 8</b>	R	IFIFO 1	0x51060/ 0x61060	
<b>Acam readback reg. 9</b>	R	IFIFO 2	0x51064/ 0x61064	
<b>Acam readback reg. 10</b>	R	Start01	0x51068/ 0x61048	
<b>Acam readback reg. 11</b>	R	ERR flag config on the 8 Hit FIFOs	0x5106C/ 0x6106C	xc0FF0000
<b>Acam readback reg. 12</b>	R	INT flag config on Start nb overflow + HFIFO & IFIFO status flags	0x51070/ 0x61070	xc4000800
<b>Acam readback reg. 14</b>	R	16-bit mode control	0x51078/ 0x61078	xc0000000

Table 8: ACAM read-back registers

### TDC configuration: Local Registers

The following table lists the local configuration registers and the value they should be set to through PCIe writes. Note that the default reset value of the registers is 0x0, apart from the IRQ tstamp thresh (reset value: 0xFF), IRQ time thresh (reset value: 0xC8) and DAC word (reset value: 0xA8F5).

Name	R/W		Description	Byte Address TDC#1/ TDC#2	Typical Set Value
<b>Starting UTC time</b>	R/W	[bits 31..0]	updated on demand by PCI-e or reset	0x51080/ 0x61080	
<b>Inputs enable</b>	R/W	[bit 0]	input ch 1 termination enable	0x51084/ 0x61084	0x0000009F
		[bit 1]	input ch 2 termination enable		
		[bit 2]	input ch 3 termination enable		
		[bit 3]	input ch 4 termination enable		
		[bit 4]	input ch 5 termination enable		
		[bit 7]	general enable for all channels		
		[bits 5,6,31..8]	not used		
<b>IRQ tstamp thresh</b>	R/W	[bits 7..0]	an interrupt is issued if the number of accumulated timestamps since the last irq exceeds this threshold	0x51090/ 0x61090	0x000000FF = full mem
		[bits 31..8]	not used		
<b>IRQ time thresh</b>	R/W	[bits 31..0]	an interrupt is issued if this amount of ms has passed after the last irq and at least a timestamp has been registered	0x51094/ 0x61094	0x000000C8 = 200 ms
<b>DAC word</b>	R/W	[bits 23..0]	word to be sent to the DAC	0x51098/ 0x61098	0x0000A8F5 = 1.65 V
		[bits 31..24]	not used		
<b>Current UTC time</b>	R	[bits 31..0]	calculated by the core according to the local 125 MHz clk and the "starting utc time" register	0x510A0/ 0x610A0	
<b>Circular buffer write pointer</b>	R	[bits 11..0]	number of 8-bit-words to be read from the circular buffer = number of 128-bit-timestamps*16	0x510A8/ 0x610A8	
<b>Da Capo counter</b>		[bits 31..12]	number of times the circular buffer has been overwritten		
<b>Control Register</b>	W	[bits 11..0]	Commands the main core FSM	0x510FC/ 0x610FC	See Table 10
		[bits 31..12]	Not used		

Table 9: TDC core local registers

Amongst the registers for the operation of the TDC core, one in particular is utterly important: the Control Register allows commanding the main Finite State Machine. The control register is located in address 0x510FC for TDC#1 and address 0x610FC for TDC#2.

Control Register Bit	Action Description	Control Register Value
<b>Bit 0</b>	Activate acquisition	x00000001
<b>Bit 1</b>	De-activate acquisition	x00000002
<b>Bit 2</b>	Load ACAM config	x00000004
<b>Bit 3</b>	Read ACAM configuration	x00000008
<b>Bit 4</b>	Read ACAM status	x00000010
<b>Bit 5</b>	Read ACAM IFIFO 1	x00000020
<b>Bit 6</b>	Read ACAM IFIFO 2	x00000040
<b>Bit 7</b>	Read ACAMStart01 register	x00000080
<b>Bit 8</b>	Reset ACAM chip	x00000100
<b>Bit 9</b>	Load UTC time	x00000200
<b>Bit 10</b>	Clear Da Capo flag	x00000400
<b>Bit 11</b>	Configure DAC by sending the DAC word	x00000800

Table 10: Control register actions

#### Read/Write

**Starting UTC time:** Sets the initial value for the TDC core internal time base to which all timestamps will be referenced. Note that since in this application we are only interested in differences between timestamps, the actual UTC time is not significant (it is eliminated in the subtraction).

**Input enable controls:** Controls the terminations on each input as well as the general enable of the inputs.

**DAC word:** Word to be sent to the TDC mezzanine DAC. Note that the control register has to be activated for the reconfiguration of the DAC to take place (11<sup>th</sup> bit). Note also that the reconfiguration of the DAC is always followed by the reconfiguration of the local PLL. The default value sets the DAC to its middle value.

**IRQ timestamps threshold:** Sets the threshold according to which interrupts on IRQ register bit 0 are issued. If the accumulated timestamps after the last IRQ (or the beginning of time) exceed this threshold then an interrupt is raised. The default value is 256 timestamps, which is the full memory.

**IRQ time threshold:** Sets the threshold according to which interrupts on IRQ register bit 1 are issued. If the amount of ms that have passed since the last IRQ (or the beginning of time) exceeds this threshold and at least one timestamp has been registered, then an interrupt is raised. The default value is 0xC8 that is 200 ms.

#### Read only

**Current UTC time:** As the TDC core keeps track of UTC time according to its local oscillator, this registers provides the current local value used for the timestamps, in order for the software application to perform the correspondent correction with respect to the official UTC. Whenever the drift between the local UTC and the official UTC needs to be corrected, the new value for the local UTC is set and updated through the corresponding command of the Control Register. It is not necessary to stop the acquisition for this.

**WR pointer:** Keeps track of the next position to be written in the circular buffer memory for the timestamps (12 LSB). It includes the 'Da Capo counter' that keeps track of the number of overruns of the memory block (20 MSb).

Write only

**Control register:** Only one bit at a time can be activated since each bit carries a command. The value is cleared upon writing.

## VII. TDC EIC

The TDC EIC gathers the interrupts from the TDC core. The TDC core can generate an interrupt in any of the following three cases:

- when the amount of timestamps written in the "circular\_buffer", since the last interrupt or since the startup of the acquisition, exceeds the PCIe settable threshold `irq_tstamp_threshold`. We refer to this interrupt as "timestamps interrupt".
- when some timestamps have been written in the circular\_buffer ( $\geq 1$  timestamp) and the amount of time passed since the last interrupt or since the acquisition startup, exceeds the PCIe settable threshold `irq_time_threshold`. We refer to this interrupt as "time interrupt".
- when the ACAM raises the Error flag; this means that the ACAM Hit FIFOs have been receiving pulses with a frequency  $> 31.25$  MHz. We refer to this interrupt as "acam error interrupt".

The three inputs are multiplexed in the EIC and the result is forwarded to the VIC. Interrupt sources can be masked using the enable and disable registers. Table 11 describes the TDC EIC registers.

Name	R/W	Description	Byte Address for TDC#1/ TDC#2
<b>EIC IRR</b> Interrupt disable register		Writing '1' disables the handling of the interrupt associated with the corresponding bit. Writing '0' has no effect.	
	W	[bit 0] write '1' to disable "tstamps irq"	0x52000/
		[bit 1] write '1' to disable "time irq"	0x62000
		[bit 2] write '1' to disable "acam error irq"	
		[bits 31..3] not used	
<b>EIC IER</b> Interrupt enable register		Writing '1' enables the handling of the interrupt associated with the corresponding bit. Writing '0' has no effect.	
	W	[bit 0] write '1' to enable "tstamps irq"	0x52004/
		[bit 1] write '1' to enable "time irq"	0x62004
		[bit 2] write '1' to enable "acam error irq"	
		[bits 31..3] not used	
<b>EIC IMR</b> Interrupt mask register		Shows which interrupts are enabled. Reading '1' means that the interrupt associated with the bitfield is enabled.	
	R	[bit 0] read '1' means "tstamps irq" is enabled	0x52008/
		[bit 1] read '1' means "time irq" is enabled	0x62008
		[bit 2] read '1' means "acam error irq" is enabled	
		[bits 31..3] not used	
<b>EIC ISR</b> Interrupt status register		Each bit represents the state of the corresponding interrupt. Reading '1' means the interrupt is pending. Writing '1' to a bit clears the corresponding interrupt. Writing '0' has no effect.	
		[bit 0] read '1' means "tstamps irq" is pending read '0' means no pending interrupt write '1' to clear the "tstamps irq" write '0' has no effect	
	R/W	[bit 1] read '1' means "time irq" is pending read '0' means no pending interrupt write '1' to clear the "time irq" write '0' has no effect	0x5200C/ 0x6200C
		[bit 2] read '1' means "acam error irq" is pending read '0' means no pending interrupt write '1' to clear the "t acam error irq" write '0' has no effect	
		[bits 31..3] not used	

Table 11: TDC EIC registers

## VIII. Mezzanine EEPROM I2C

Consult [3] for a detailed description of the I2C EEPROM core register map.

## IX. TDC timestamps circular buffer

The timestamps that are retrieved from the ACAM and are formatted in the 128-bit words of Table 2 are finally stored in a circular buffer accessible through base address 0x54000. The “write pointer” described in Table 9 indicates how many bytes (= timestamps\*16) are available for reading.

Name	R/W	Byte Address for TDC#1/ TDC#2
timestamp #0	R	0x54000/ 0x64000
timestamp #1	R	0x54016/ 0x64016
...	...	...
timestamp #256	R	0x54FFF/ 0x64FFF

Table 12: Circular buffer map

## E. CONFIGURATION SEQUENCE

The following points describe the steps that need to be followed on the software level so as to operate the TDC boards right after powering them up.

### I. At power-up

- Load the carrier FPGA with the SVEC TDC core **bitstream**.
- **Reset** both TDC#1 and TDC#2 through the corresponding bits of the carrier info reset register (see Table 4). This launches the configuration of the PLLs on the TDC mezzanines that will last for ~1ms. After that the 1-wire and I2C cores for the mezzanines can be accessed\*.
- After the resets, the **FSM** for each mezzanine is in the “**inactive**” state, which means that the configuration registers can be accessed. Write the configuration registers described in Table 7 for both TDC#1 and TDC#2.
- For both TDC#1 and TDC#2 load the ACAM configuration registers **to the ACAM chip**. The command to load them is issued by enabling the control register bit 2 (see Table 10).
- Optionally, for **verification**, read back the configuration of the ACAM chips by enabling the control register bit 3 (see Table 10) and reading the corresponding Read-back Registers (see Table 8).
- For TDC#1 and TDC#2 **reset the ACAM** chips through the control register bit 8 (see Table 10).
- Optionally, for TDC#1 and TDC#2 read back for verification the **Status Register of the ACAM** chips, by issuing the corresponding command through the control register bit 4 (see Table 10) and reading the corresponding Read-back Register (see Table 8).
- Configure the **VIC** (see Table 6) and enable the **TDC#1 EIC** and **TDC#2 EIC** (see Table 11).
- Optionally, for TDC#1 and TDC#2 configure the **DAC** by writing a new DAC word on the corresponding TDC core local register (see Table 9) and setting the control register bit 11 (see Table 10); the default value is 1.65 V, in the middle of the range.
- Optionally, for TDC#1 and TDC#2 configure the **interrupt thresholds** by writing on the corresponding TDC core local registers (see Table 9); the default value for the `tstamps_irq` is 256 (circular buffer full) and for the `time_irq` 200 ms.
- The reference starting time for the TDC#1 and TDC#2 **local UTC** (where the timestamps are referred to) can be set through the corresponding TDC core local register (see Table 9) and loaded for operation with a command on the control register bit 9 (see Table 10).
- For both TDC#1 and TDC#2 enable the **inputs** and the desired termination resistors through the dedicated registers (see Table 9).
- For both TDC#1 and TDC#2 **launch the acquisition** by enabling the control register bit 1 (see Table 10). This generates the **TStart** signal for the ACAM chips, and from that moment on, every pulse arriving to the ACAM inputs will generate a timestamp that will be immediately fetched by the TDC core and stored in the corresponding circular buffer for each mezzanine.

\* At this point the reading of the mezzanine EEPROMs should take place for the calibration of the boards. This document however does not include the calibration details. Consult [4] for all the calibration information.

## II. Operation

- The software should be in mode of **expecting interrupts**.
- When an interrupt arrives, the VIC VAR (see Table 5) should be checked to verify to which of the mezzanines the interrupt refers to.
- If the VIC VAR register contains the address 0x40000, then the TDC#1 “write pointer” register at address 0x510A8 (see Table 9) should be read so as to know how many timestamps are available in the **circular buffer**. If the VIC IMR register contains the address 0x60000, then the TDC#2 “write pointer” register at address 0x610A8 should be read.
- The timestamps are retrieved by reading this amount of bytes starting from address 0x54000 for TDC#1 and 0x64000 for TDC#2.
- The interrupt should then be cleared and the driver should go back to the mode of waiting for a new interrupt.

Note that in the responsibilities of the driver is to discard pulses narrower than 100 ns. Every rising edge timestamp of a channel should be subtracted by the following falling edge (of the same channel) so as to confirm this pulse length.

## F. References

[1]: SDB records: <http://www.ohwr.org/projects/fpga-config-space/wiki>

[2]: Open cores One Wire master: [http://opencores.org/project,socket\\_owm](http://opencores.org/project,socket_owm)

[3]: Open cores I2C master: [http://opencores.org/project,socket\\_owm](http://opencores.org/project,socket_owm)

[4]: FMC TDC gateway guide: