















the VREF could not be used for the 2nd mezzanine
The 2nd mezzanine has 2 differential IO pairs less






Low Pin Count Rows











LaP and LaN are LVDS lines













NB: the LVDS pairs must have a differential impedance of 100 ohm and be routed with no skew between the P and the N lines. The skew between the various La pairs should be kept as low as possible.


High Pin Count Rows











A

A

B

B

C












C

D

D

E

E



[illegible]