SFpga.unroutes 1.4 KB
Newer Older
1
Release 12.3 - par M.70d (nt64)
2 3
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

4
Mon Dec 20 17:36:28 2010
5 6 7

All signals are completely routed.

8
WARNING:ParHelpers:361 - There are 50 loadless signals in this design. This design will cause Bitgen to issue DRC
9 10 11 12 13 14 15 16 17
   warnings.

   AFpgaProgClk_io_IBUF
   AFpgaProgCsi_io_IBUF
   AFpgaProgD_iob8<0>_IBUF
   AFpgaProgD_iob8<1>_IBUF
   AFpgaProgD_iob8<2>_IBUF
   AFpgaProgD_iob8<3>_IBUF
   AFpgaProgD_iob8<6>_IBUF
18
   AFpgaProgDone_io_IBUF
19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43
   AFpgaProgInit_io_IBUF
   AFpgaProgM_iob2<0>_IBUF
   AFpgaProgM_iob2<1>_IBUF
   AFpgaProgRdWr_io_IBUF
   DdsDrOver_i_IBUF
   DdsPdClk_ik_IBUF
   DdsPllLock_i_IBUF
   DdsRamSwpOvr_i_IBUF
   DdsSDo_i_IBUF
   DdsSyncClk_ik_IBUF
   DdsSyncSmpErr_i_IBUF
   Fmc1PrsntM2C_in_IBUF
   Fmc2PrsntM2C_in_IBUF
   PcbRev_ib8<0>_IBUF
   PcbRev_ib8<1>_IBUF
   PcbRev_ib8<2>_IBUF
   PcbRev_ib8<3>_IBUF
   PcbRev_ib8<4>_IBUF
   PcbRev_ib8<5>_IBUF
   PcbRev_ib8<6>_IBUF
   PcbRev_ib8<7>_IBUF
   PllDacDout_i_IBUF
   Sfp2LoS_i_IBUF
   Sfp2ModeDef0_i_IBUF
   Sfp2TxFault_i_IBUF
44 45
   Switch_ib2<0>_IBUF
   Switch_ib2<1>_IBUF
46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62
   TempIdDQ_io_IBUF
   VmeAm_ib6<1>_IBUF
   VmeAm_ib6<2>_IBUF
   VmeDs_inb2<1>_IBUF
   VmeDs_inb2<2>_IBUF
   VmeP0LvdsBunchClkIn_i_IBUF
   VmeP0LvdsTClkIn_i_IBUF
   VmeTck_i_IBUF
   VmeTdi_i_IBUF
   VmeTms_i_IBUF
   VmeTrst_i_IBUF
   WRLoS_i_IBUF
   WRModeDef0_i_IBUF
   WRTxFault_i_IBUF
   i_Core/i_InterruptManager/Mram_int_fifo1_RAMD_D1_O