Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
H
Hdlmake
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
15
Issues
15
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Hdlmake
Repository
71b60ddede420f7605f1bd84e633d3ce23358fb5
Switch branch/tag
hdl-make
hdlmake
tools
make_syn.py
Find file
Blame
History
Permalink
Do not try to synthesize Verilog and SystemVerilog includes
· 71b60dde
Javier D. Garcia-Lasheras
authored
Apr 03, 2019
71b60dde
make_syn.py
8.1 KB
Edit
Web IDE
Replace make_syn.py
×
Attach a file by drag & drop or
click to upload
Commit message
Replace make_syn.py
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
