Remove blank line from Xilinx TCL error checking

parent 91c3b301
......@@ -38,7 +38,7 @@ class ToolXilinx(ToolSyn):
CLEAN_TARGETS = {'mrproper': ["*.bit", "*.bin"]}
_XILINX_RUN = '''
_XILINX_RUN = '''\
reset_run {0}
launch_runs {0}
wait_on_run {0}
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment