Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
H
Hdlmake
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
15
Issues
15
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Hdlmake
Commits
7aff4409
Commit
7aff4409
authored
Jun 11, 2019
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Add tests.
parent
fade3d5b
Hide whitespace changes
Inline
Side-by-side
Showing
8 changed files
with
434 additions
and
1 deletion
+434
-1
Manifest.py
testsuite/067err_syndev/Manifest.py
+13
-0
Manifest.py
testsuite/068err_syngrade/Manifest.py
+13
-0
Manifest.py
testsuite/069err_synpackage/Manifest.py
+13
-0
Makefile.ref
testsuite/070err_syntop/Makefile.ref
+173
-0
Manifest.py
testsuite/070err_syntop/Manifest.py
+13
-0
Makefile.ref
testsuite/071ise_windows/Makefile.ref
+174
-0
Manifest.py
testsuite/071ise_windows/Manifest.py
+13
-0
test_all.py
testsuite/test_all.py
+22
-1
No files found.
testsuite/067err_syndev/Manifest.py
0 → 100644
View file @
7aff4409
action
=
"synthesis"
language
=
"vhdl"
#syn_device = "xc6slx45t"
syn_grade
=
"-3"
syn_package
=
"fgg484"
syn_top
=
"gate"
syn_project
=
"gate.xise"
syn_tool
=
"ise"
files
=
[
"../files/gate.vhdl"
]
testsuite/068err_syngrade/Manifest.py
0 → 100644
View file @
7aff4409
action
=
"synthesis"
language
=
"vhdl"
syn_device
=
"xc6slx45t"
#syn_grade = "-3"
syn_package
=
"fgg484"
syn_top
=
"gate"
syn_project
=
"gate.xise"
syn_tool
=
"ise"
files
=
[
"../files/gate.vhdl"
]
testsuite/069err_synpackage/Manifest.py
0 → 100644
View file @
7aff4409
action
=
"synthesis"
language
=
"vhdl"
syn_device
=
"xc6slx45t"
syn_grade
=
"-3"
#syn_package = "fgg484"
syn_top
=
"gate"
syn_project
=
"gate.xise"
syn_tool
=
"ise"
files
=
[
"../files/gate.vhdl"
]
testsuite/070err_syntop/Makefile.ref
0 → 100644
View file @
7aff4409
########################################
# This file was generated by hdlmake #
# http://ohwr.org/projects/hdl-make/ #
########################################
TOP_MODULE
:=
None
PWD
:=
$(
shell
pwd
)
PROJECT
:=
gate
PROJECT_FILE
:=
$(PROJECT)
.xise
TOOL_PATH
:=
TCL_INTERPRETER
:=
xtclsh
ifneq
($(strip
$(TOOL_PATH)),)
TCL_INTERPRETER
:=
$(TOOL_PATH)
/
$(TCL_INTERPRETER)
endif
SYN_FAMILY
:=
Spartan6
SYN_DEVICE
:=
xc6slx45t
SYN_PACKAGE
:=
fgg484
SYN_GRADE
:=
-3
TCL_CREATE
:=
project new
$(PROJECT_FILE)
TCL_OPEN
:=
project open
$(PROJECT_FILE)
TCL_SAVE
:=
project save
TCL_CLOSE
:=
project close
ifneq
($(wildcard
$(PROJECT_FILE)),)
TCL_CREATE
:=
$(TCL_OPEN)
endif
#target for performing local synthesis
all
:
bitstream
SOURCES_VHDLFile
:=
\
../files/gate.vhdl
files.tcl
:
@
$
(
foreach sourcefile,
$(SOURCES_VHDLFile)
,
echo
"xfile add
$(sourcefile)
"
>>
$@
&
)
SYN_PRE_PROJECT_CMD
:=
SYN_POST_PROJECT_CMD
:=
SYN_PRE_SYNTHESIZE_CMD
:=
SYN_POST_SYNTHESIZE_CMD
:=
SYN_PRE_TRANSLATE_CMD
:=
SYN_POST_TRANSLATE_CMD
:=
SYN_PRE_MAP_CMD
:=
SYN_POST_MAP_CMD
:=
SYN_PRE_PAR_CMD
:=
SYN_POST_PAR_CMD
:=
SYN_PRE_BITSTREAM_CMD
:=
SYN_POST_BITSTREAM_CMD
:=
project.tcl
:
echo
$(TCL_CREATE)
>>
$@
echo
xfile remove
[
search
\*
-type
file]
>>
$@
echo source
files.tcl
>>
$@
echo
project
set
\"
family
\"
\"
$(SYN_FAMILY)
\"
>>
$@
echo
project
set
\"
device
\"
\"
$(SYN_DEVICE)
\"
>>
$@
echo
project
set
\"
package
\"
\"
$(SYN_PACKAGE)
\"
>>
$@
echo
project
set
\"
speed
\"
\"
$(SYN_GRADE)
\"
>>
$@
echo
project
set
\"
Manual Implementation Compile Order
\"
\"
false
\"
>>
$@
echo
project
set
\"
Auto Implementation Top
\"
\"
false
\"
>>
$@
echo
project
set
\"
Create Binary Configuration File
\"
\"
true
\"
>>
$@
echo set
compile_directory
.
>>
$@
echo
project
set
top
$(TOP_MODULE)
>>
$@
echo
$(TCL_SAVE)
>>
$@
echo
$(TCL_CLOSE)
>>
$@
project
:
files.tcl project.tcl
$(SYN_PRE_PROJECT_CMD)
$(TCL_INTERPRETER)
$@
.tcl
$(SYN_POST_PROJECT_CMD)
touch
$@
synthesize.tcl
:
echo
$(TCL_OPEN)
>>
$@
echo set
process
{
Synthesize - XST
}
>>
$@
echo
process run
'$$'
process
>>
$@
echo set
result
[
process get
'$$'
process status]
>>
$@
echo
if
{
'$$'
result
==
\"
errors
\"
}
{
>>
$@
echo exit
1
>>
$@
echo
}
>>
$@
echo
$(TCL_SAVE)
>>
$@
echo
$(TCL_CLOSE)
>>
$@
synthesize
:
project synthesize.tcl
$(SYN_PRE_SYNTHESIZE_CMD)
$(TCL_INTERPRETER)
$@
.tcl
$(SYN_POST_SYNTHESIZE_CMD)
touch
$@
translate.tcl
:
echo
$(TCL_OPEN)
>>
$@
echo set
process
{
Translate
}
>>
$@
echo
process run
'$$'
process
>>
$@
echo set
result
[
process get
'$$'
process status]
>>
$@
echo
if
{
'$$'
result
==
\"
errors
\"
}
{
>>
$@
echo exit
1
>>
$@
echo
}
>>
$@
echo
$(TCL_SAVE)
>>
$@
echo
$(TCL_CLOSE)
>>
$@
translate
:
synthesize translate.tcl
$(SYN_PRE_TRANSLATE_CMD)
$(TCL_INTERPRETER)
$@
.tcl
$(SYN_POST_TRANSLATE_CMD)
touch
$@
map.tcl
:
echo
$(TCL_OPEN)
>>
$@
echo set
process
{
Map
}
>>
$@
echo
process run
'$$'
process
>>
$@
echo set
result
[
process get
'$$'
process status]
>>
$@
echo
if
{
'$$'
result
==
\"
errors
\"
}
{
>>
$@
echo exit
1
>>
$@
echo
}
>>
$@
echo
$(TCL_SAVE)
>>
$@
echo
$(TCL_CLOSE)
>>
$@
map
:
translate map.tcl
$(SYN_PRE_MAP_CMD)
$(TCL_INTERPRETER)
$@
.tcl
$(SYN_POST_MAP_CMD)
touch
$@
par.tcl
:
echo
$(TCL_OPEN)
>>
$@
echo set
process
{
Place
'&'
Route
}
>>
$@
echo
process run
'$$'
process
>>
$@
echo set
result
[
process get
'$$'
process status]
>>
$@
echo
if
{
'$$'
result
==
\"
errors
\"
}
{
>>
$@
echo exit
1
>>
$@
echo
}
>>
$@
echo
$(TCL_SAVE)
>>
$@
echo
$(TCL_CLOSE)
>>
$@
par
:
map par.tcl
$(SYN_PRE_PAR_CMD)
$(TCL_INTERPRETER)
$@
.tcl
$(SYN_POST_PAR_CMD)
touch
$@
bitstream.tcl
:
echo
$(TCL_OPEN)
>>
$@
echo set
process
{
Generate Programming File
}
>>
$@
echo
process run
'$$'
process
>>
$@
echo set
result
[
process get
'$$'
process status]
>>
$@
echo
if
{
'$$'
result
==
\"
errors
\"
}
{
>>
$@
echo exit
1
>>
$@
echo
}
>>
$@
echo
$(TCL_SAVE)
>>
$@
echo
$(TCL_CLOSE)
>>
$@
bitstream
:
par bitstream.tcl
$(SYN_PRE_BITSTREAM_CMD)
$(TCL_INTERPRETER)
$@
.tcl
$(SYN_POST_BITSTREAM_CMD)
touch
$@
CLEAN_TARGETS
:=
$(LIBS)
xst xlnx_auto_0_xdb iseconfig _xmsgs _ngo
*
.b
*
_summary.html
*
.bld
*
.cmd_log
*
.drc
*
.lso
*
.ncd
*
.ngc
*
.ngd
*
.ngr
*
.pad
*
.par
*
.pcf
*
.prj
*
.ptwx
*
.stx
*
.syr
*
.twr
*
.twx
*
.gise
*
.gise
*
.bgn
*
.unroutes
*
.ut
*
.xpi
*
.xst
*
.xise
*
.xwbt
*
_envsettings.html
*
_guide.ncd
*
_map.map
*
_map.mrp
*
_map.ncd
*
_map.ngm
*
_map.xrpt
*
_ngdbuild.xrpt
*
_pad.csv
*
_pad.txt
*
_par.xrpt
*
_summary.xml
*
_usage.xml
*
_xst.xrpt usage_statistics_webtalk.html webtalk.log par_usage_statistics.html webtalk_pn.xml
clean
:
rm
-rf
$(CLEAN_TARGETS)
rm
-rf
project synthesize translate map par bitstream
rm
-rf
project.tcl synthesize.tcl translate.tcl map.tcl par.tcl bitstream.tcl files.tcl
mrproper
:
clean
rm
-rf
*
.bit
*
.bin
*
.mcs
.PHONY
:
mrproper clean all
testsuite/070err_syntop/Manifest.py
0 → 100644
View file @
7aff4409
action
=
"synthesis"
language
=
"vhdl"
syn_device
=
"xc6slx45t"
syn_grade
=
"-3"
syn_package
=
"fgg484"
#syn_top = "gate"
syn_project
=
"gate.xise"
syn_tool
=
"ise"
files
=
[
"../files/gate.vhdl"
]
testsuite/071ise_windows/Makefile.ref
0 → 100644
View file @
7aff4409
########################################
# This file was generated by hdlmake #
# http://ohwr.org/projects/hdl-make/ #
########################################
TOP_MODULE
:=
gate
PWD
:=
$(
shell
pwd
)
PROJECT
:=
gate
PROJECT_FILE
:=
$(PROJECT)
.xise
TOOL_PATH
:=
TCL_INTERPRETER
:=
xtclsh.exe
ifneq
($(strip
$(TOOL_PATH)),)
TCL_INTERPRETER
:=
$(TOOL_PATH)
/
$(TCL_INTERPRETER)
endif
SYN_FAMILY
:=
Spartan6
SYN_DEVICE
:=
xc6slx45t
SYN_PACKAGE
:=
fgg484
SYN_GRADE
:=
-3
TCL_CREATE
:=
project new
$(PROJECT_FILE)
TCL_OPEN
:=
project open
$(PROJECT_FILE)
TCL_SAVE
:=
project save
TCL_CLOSE
:=
project close
ifneq
($(wildcard
$(PROJECT_FILE)),)
TCL_CREATE
:=
$(TCL_OPEN)
endif
#target for performing local synthesis
all
:
bitstream
SOURCES_VHDLFile
:=
\
../files/gate.vhdl
files.tcl
:
@
$
(
foreach sourcefile,
$(SOURCES_VHDLFile)
,
echo
xfile add
$(sourcefile)
>>
$@
&
)
SYN_PRE_PROJECT_CMD
:=
SYN_POST_PROJECT_CMD
:=
SYN_PRE_SYNTHESIZE_CMD
:=
SYN_POST_SYNTHESIZE_CMD
:=
SYN_PRE_TRANSLATE_CMD
:=
SYN_POST_TRANSLATE_CMD
:=
SYN_PRE_MAP_CMD
:=
SYN_POST_MAP_CMD
:=
SYN_PRE_PAR_CMD
:=
SYN_POST_PAR_CMD
:=
SYN_PRE_BITSTREAM_CMD
:=
SYN_POST_BITSTREAM_CMD
:=
project.tcl
:
echo
$(TCL_CREATE)
>>
$@
echo
xfile remove
[
search
\*
-type
file]
>>
$@
echo source
files.tcl
>>
$@
echo
project
set
"family"
"
$(SYN_FAMILY)
"
>>
$@
echo
project
set
"device"
"
$(SYN_DEVICE)
"
>>
$@
echo
project
set
"package"
"
$(SYN_PACKAGE)
"
>>
$@
echo
project
set
"speed"
"
$(SYN_GRADE)
"
>>
$@
echo
project
set
"Manual Implementation Compile Order"
"false"
>>
$@
echo
project
set
"Auto Implementation Top"
"false"
>>
$@
echo
project
set
"Create Binary Configuration File"
"true"
>>
$@
echo set
compile_directory
.
>>
$@
echo
project
set
top
$(TOP_MODULE)
>>
$@
echo
$(TCL_SAVE)
>>
$@
echo
$(TCL_CLOSE)
>>
$@
project
:
files.tcl project.tcl
$(SYN_PRE_PROJECT_CMD)
$(TCL_INTERPRETER)
$@
.tcl
$(SYN_POST_PROJECT_CMD)
type
nul
>>
$@
synthesize.tcl
:
echo
$(TCL_OPEN)
>>
$@
echo set
process
{
Synthesize - XST
}
>>
$@
echo
process run
$$
process
>>
$@
echo set
result
[
process get
$$
process status]
>>
$@
echo
if
{
$$
result
==
"errors"
}
{
>>
$@
echo exit
1
>>
$@
echo
}
>>
$@
echo
$(TCL_SAVE)
>>
$@
echo
$(TCL_CLOSE)
>>
$@
synthesize
:
project synthesize.tcl
$(SYN_PRE_SYNTHESIZE_CMD)
$(TCL_INTERPRETER)
$@
.tcl
$(SYN_POST_SYNTHESIZE_CMD)
type
nul
>>
$@
translate.tcl
:
echo
$(TCL_OPEN)
>>
$@
echo set
process
{
Translate
}
>>
$@
echo
process run
$$
process
>>
$@
echo set
result
[
process get
$$
process status]
>>
$@
echo
if
{
$$
result
==
"errors"
}
{
>>
$@
echo exit
1
>>
$@
echo
}
>>
$@
echo
$(TCL_SAVE)
>>
$@
echo
$(TCL_CLOSE)
>>
$@
translate
:
synthesize translate.tcl
$(SYN_PRE_TRANSLATE_CMD)
$(TCL_INTERPRETER)
$@
.tcl
$(SYN_POST_TRANSLATE_CMD)
type
nul
>>
$@
map.tcl
:
echo
$(TCL_OPEN)
>>
$@
echo set
process
{
Map
}
>>
$@
echo
process run
$$
process
>>
$@
echo set
result
[
process get
$$
process status]
>>
$@
echo
if
{
$$
result
==
"errors"
}
{
>>
$@
echo exit
1
>>
$@
echo
}
>>
$@
echo
$(TCL_SAVE)
>>
$@
echo
$(TCL_CLOSE)
>>
$@
map
:
translate map.tcl
$(SYN_PRE_MAP_CMD)
$(TCL_INTERPRETER)
$@
.tcl
$(SYN_POST_MAP_CMD)
type
nul
>>
$@
par.tcl
:
echo
$(TCL_OPEN)
>>
$@
echo set
process
{
Place & Route
}
>>
$@
echo
process run
$$
process
>>
$@
echo set
result
[
process get
$$
process status]
>>
$@
echo
if
{
$$
result
==
"errors"
}
{
>>
$@
echo exit
1
>>
$@
echo
}
>>
$@
echo
$(TCL_SAVE)
>>
$@
echo
$(TCL_CLOSE)
>>
$@
par
:
map par.tcl
$(SYN_PRE_PAR_CMD)
$(TCL_INTERPRETER)
$@
.tcl
$(SYN_POST_PAR_CMD)
type
nul
>>
$@
bitstream.tcl
:
echo
$(TCL_OPEN)
>>
$@
echo set
process
{
Generate Programming File
}
>>
$@
echo
process run
$$
process
>>
$@
echo set
result
[
process get
$$
process status]
>>
$@
echo
if
{
$$
result
==
"errors"
}
{
>>
$@
echo exit
1
>>
$@
echo
}
>>
$@
echo
$(TCL_SAVE)
>>
$@
echo
$(TCL_CLOSE)
>>
$@
bitstream
:
par bitstream.tcl
$(SYN_PRE_BITSTREAM_CMD)
$(TCL_INTERPRETER)
$@
.tcl
$(SYN_POST_BITSTREAM_CMD)
type
nul
>>
$@
CLEAN_TARGETS
:=
$(LIBS)
xst xlnx_auto_0_xdb iseconfig _xmsgs _ngo
*
.b
*
_summary.html
*
.bld
*
.cmd_log
*
.drc
*
.lso
*
.ncd
*
.ngc
*
.ngd
*
.ngr
*
.pad
*
.par
*
.pcf
*
.prj
*
.ptwx
*
.stx
*
.syr
*
.twr
*
.twx
*
.gise
*
.gise
*
.bgn
*
.unroutes
*
.ut
*
.xpi
*
.xst
*
.xise
*
.xwbt
*
_envsettings.html
*
_guide.ncd
*
_map.map
*
_map.mrp
*
_map.ncd
*
_map.ngm
*
_map.xrpt
*
_ngdbuild.xrpt
*
_pad.csv
*
_pad.txt
*
_par.xrpt
*
_summary.xml
*
_usage.xml
*
_xst.xrpt usage_statistics_webtalk.html webtalk.log par_usage_statistics.html webtalk_pn.xml
clean
:
del /s /q /f
$(CLEAN_TARGETS)
@
-rmdir
/s /q
$(CLEAN_TARGETS)
>
nul 2>&1
del /s /q /f project synthesize translate map par bitstream
del /s /q /f project.tcl synthesize.tcl translate.tcl map.tcl par.tcl bitstream.tcl files.tcl
mrproper
:
clean
del /s /q /f
*
.bit
*
.bin
*
.mcs
.PHONY
:
mrproper clean all
testsuite/071ise_windows/Manifest.py
0 → 100644
View file @
7aff4409
action
=
"synthesis"
language
=
"vhdl"
syn_device
=
"xc6slx45t"
syn_grade
=
"-3"
syn_package
=
"fgg484"
syn_top
=
"gate"
syn_project
=
"gate.xise"
syn_tool
=
"ise"
files
=
[
"../files/gate.vhdl"
]
testsuite/test_all.py
View file @
7aff4409
...
...
@@ -53,9 +53,12 @@ def run(args, **kwargs):
with
Config
(
**
kwargs
)
as
_
:
hdlmake
.
__main__
.
hdlmake
(
args
)
def
test_
makefile_001
():
def
test_
ise
():
run_compare
(
path
=
"001ise"
)
def
test_ise_windows
():
run_compare
(
path
=
"071ise_windows"
,
check_windows
=
True
)
def
test_makefile_002
():
run_compare
(
path
=
"002msim"
)
...
...
@@ -376,6 +379,24 @@ def test_err_notop():
with
pytest
.
raises
(
SystemExit
)
as
_
:
run
([],
path
=
"066err_top"
)
def
test_err_syn_dev
():
with
pytest
.
raises
(
SystemExit
)
as
_
:
run
([],
path
=
"067err_syndev"
)
assert
False
def
test_err_syn_grade
():
with
pytest
.
raises
(
SystemExit
)
as
_
:
run
([],
path
=
"068err_syngrade"
)
assert
False
def
test_err_syn_package
():
with
pytest
.
raises
(
SystemExit
)
as
_
:
run
([],
path
=
"069err_synpackage"
)
assert
False
def
test_err_syn_top
():
run_compare
(
path
=
"070err_syntop"
)
@
pytest
.
mark
.
xfail
def
test_xfail
():
"""This is a self-consistency test: the test is known to fail"""
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment