Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
H
Hdlmake
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
15
Issues
15
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Hdlmake
Commits
87e3bbc5
Commit
87e3bbc5
authored
Apr 27, 2014
by
Javier D. Garcia-Lasheras
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fix a problem in simulation isim test
parent
f176dcf3
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
6 additions
and
4 deletions
+6
-4
Manifest.py
tests/filter/sim/vhdl/simulation_isim/Manifest.py
+6
-4
No files found.
tests/filter/sim/vhdl/simulation_isim/Manifest.py
View file @
87e3bbc5
action
=
"simulation"
target
=
"xilinx"
sim_tool
=
"isim"
top_module
=
"half3_tb"
top_module
=
"tb_myfilter"
files
=
[
"../../../modules/fir/tb_myfilter.vhd"
,
"../../../modules/fir/myfilter.vhd"
]
modules
=
{
"local"
:
[
"../../../modules/filtdec"
]
}
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment