Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
H
Hdlmake
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
15
Issues
15
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Hdlmake
Commits
9a383425
Commit
9a383425
authored
Jun 15, 2017
by
Javier D. Garcia-Lasheras
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Document modelsim_ini_path and extra_modules Manifest variables
parent
d7236dac
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
15 additions
and
11 deletions
+15
-11
index.rst
docs/index.rst
+15
-11
No files found.
docs/index.rst
View file @
9a383425
...
...
@@ -1410,6 +1410,8 @@ Universal variables
+----------------+--------------+-----------------------------------------------------------------+-----------+
| include_dirs | list, str | Include dirs for Verilog sources | None |
+----------------+--------------+-----------------------------------------------------------------+-----------+
| extra_modules | list | Force the listed HDL entities to be included in the design | None |
+----------------+--------------+-----------------------------------------------------------------+-----------+
Simulation variables
...
...
@@ -1433,17 +1435,19 @@ Basic simulation variables:
Modelsim/VSim specific variables:
+----------------+--------------+-----------------------------------------------------------------+-----------+
+----------------
-----
+--------------+-----------------------------------------------------------------+-----------+
| Name | Type | Description | Default |
+================+==============+=================================================================+===========+
+================
=====
+==============+=================================================================+===========+
| vsim_opt | str | Additional options for vsim | "" |
+----------------+--------------+-----------------------------------------------------------------+-----------+
+----------------
-----
+--------------+-----------------------------------------------------------------+-----------+
| vcom_opt | str | Additional options for vcom | "" |
+----------------+--------------+-----------------------------------------------------------------+-----------+
+----------------
-----
+--------------+-----------------------------------------------------------------+-----------+
| vlog_opt | str | Additional options for vlog | "" |
+----------------+--------------+-----------------------------------------------------------------+-----------+
+----------------
-----
+--------------+-----------------------------------------------------------------+-----------+
| vmap_opt | str | Additional options for vmap | "" |
+----------------+--------------+-----------------------------------------------------------------+-----------+
+---------------------+--------------+-----------------------------------------------------------------+-----------+
| modelsim_ini_path | str | Directory containing a custom modelsim.ini file | None |
+---------------------+--------------+-----------------------------------------------------------------+-----------+
Icarus Verilog specific variables:
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment