Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
H
Hdlmake
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
15
Issues
15
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Hdlmake
Commits
b6b9ddeb
Commit
b6b9ddeb
authored
Jun 11, 2019
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Remove useless check, rename a test dir.
parent
6c269206
Hide whitespace changes
Inline
Side-by-side
Showing
4 changed files
with
58 additions
and
4 deletions
+58
-4
make_sim.py
hdlmake/tools/make_sim.py
+0
-2
Makefile
testsuite/066err_sim_top/Makefile
+56
-0
Manifest.py
testsuite/066err_sim_top/Manifest.py
+0
-0
test_all.py
testsuite/test_all.py
+2
-2
No files found.
hdlmake/tools/make_sim.py
View file @
b6b9ddeb
...
...
@@ -15,8 +15,6 @@ def _check_simulation_manifest(manifest_dict):
"""Check if the simulation keys are provided by the top manifest"""
if
manifest_dict
.
get
(
"sim_top"
)
is
None
:
raise
Exception
(
"sim_top variable must be set in the top manifest."
)
if
manifest_dict
.
get
(
"sim_tool"
)
is
None
:
raise
Exception
(
"sim_tool variable must be set in the top manifest."
)
class
ToolSim
(
ToolMakefile
):
...
...
testsuite/066err_sim_top/Makefile
0 → 100644
View file @
b6b9ddeb
########################################
# This file was generated by hdlmake #
# http://ohwr.org/projects/hdl-make/ #
########################################
TOP_MODULE
:=
None
PWD
:=
$(
shell
pwd
)
MODELSIM_INI_PATH
:=
../linux_fakebin/..
VCOM_FLAGS
:=
-quiet
-modelsimini
modelsim.ini
VSIM_FLAGS
:=
VLOG_FLAGS
:=
-quiet
-modelsimini
modelsim.ini
VMAP_FLAGS
:=
-modelsimini
modelsim.ini
#target for performing local simulation
local
:
sim_pre_cmd simulation sim_post_cmd
VERILOG_SRC
:=
VERILOG_OBJ
:=
VHDL_SRC
:=
../files/gate.vhdl
\
VHDL_OBJ
:=
work/gate/.gate_vhdl
\
INCLUDE_DIRS
:=
LIBS
:=
work
LIB_IND
:=
work/.work
simulation
:
modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ)
:
modelsim.ini
$(VHDL_OBJ)
:
$(LIB_IND) modelsim.ini
modelsim.ini
:
$(MODELSIM_INI_PATH)/modelsim.ini
cp
$<
.
2>&1
work/.work
:
(
vlib work
&&
vmap
$(VMAP_FLAGS)
work
&&
touch
work/.work
)||
rm
-rf
work
work/gate/.gate_vhdl
:
../files/gate.vhdl
vcom
$(VCOM_FLAGS)
-work
work
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
sim_pre_cmd
:
sim_post_cmd
:
CLEAN_TARGETS
:=
$(LIBS)
modelsim.ini transcript
clean
:
rm
-rf
$(CLEAN_TARGETS)
mrproper
:
clean
rm
-rf
*
.vcd
*
.wlf
.PHONY
:
mrproper clean sim_pre_cmd sim_post_cmd simulation
testsuite/066err_top/Manifest.py
→
testsuite/066err_
sim_
top/Manifest.py
View file @
b6b9ddeb
File moved
testsuite/test_all.py
View file @
b6b9ddeb
...
...
@@ -390,9 +390,9 @@ def test_err_noaction():
def
test_all_files
():
run
([
'-a'
,
'makefile'
],
path
=
"002msim"
)
def
test_err_
no
top
():
def
test_err_
sim_
top
():
with
pytest
.
raises
(
SystemExit
)
as
_
:
run
([],
path
=
"066err_top"
)
run
([],
path
=
"066err_
sim_
top"
)
def
test_err_syn_dev
():
with
pytest
.
raises
(
SystemExit
)
as
_
:
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment