Commit c2eaa704 authored by Tristan Gingold's avatar Tristan Gingold

test: improve coverage of isim.py

parent 8c3ea49e
......@@ -3,7 +3,7 @@
# http://ohwr.org/projects/hdl-make/ #
########################################
TOP_MODULE := gate
TOP_MODULE := gate3
PWD := $(shell pwd)
GHDL := ghdl
......@@ -15,8 +15,10 @@ local: sim_pre_cmd simulation sim_post_cmd
VERILOG_SRC :=
VERILOG_OBJ :=
VHDL_SRC := ../files/gate.vhdl \
../files/gate3.vhd \
VHDL_OBJ := work/gate/.gate_vhdl \
work/gate3/.gate3_vhd \
simulation: $(VERILOG_OBJ) $(VHDL_OBJ)
$(GHDL) -e $(GHDL_OPT) $(TOP_MODULE)
......@@ -27,6 +29,12 @@ work/gate/.gate_vhdl: ../files/gate.vhdl
@mkdir -p $(dir $@) && touch $@
work/gate3/.gate3_vhd: ../files/gate3.vhd \
work/gate/.gate_vhdl
$(GHDL) -a $(GHDL_OPT) $<
@mkdir -p $(dir $@) && touch $@
# USER SIM COMMANDS
sim_pre_cmd:
......
......@@ -2,6 +2,6 @@ action = "simulation"
sim_tool="ghdl"
top_module = "gate"
top_module = "gate3"
files = [ "../files/gate.vhdl" ]
files = [ "../files/gate3.vhd", "../files/gate.vhdl" ]
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment