Skip to content

H
Hdlmake
Commit e56bcca8 authored by Javier D. Garcia-Lasheras's avatar Javier D. Garcia-Lasheras
1 Browse files
Options

Fix for issue #35, improve ifdef matching in Verilog parser

parent edb220cb
Hide whitespace changes
Inline Side-by-side
Showing with 1 addition and 1 deletion
hdlmake/vlog_parser.py
View file @ e56bcca8
......@@ -182,7 +182,7 @@ class VerilogPreprocessor(object):
"define":
re.compile(r"^\s*`define\s+(\w+)(?:\(([\w\s,]*)\))?(.*)"),
"ifdef_elsif":
re.compile(r"^\s*`(ifdef|ifndef|elsif)\s+(\w+)\s*$"),
re.compile(r"^\s*`(ifdef|ifndef|elsif)\s+(\w+)[\s\S]*$"),
"endif_else": re.compile(r"^\s*`(endif|else)\s*$"),
"begin_protected":
re.compile(r"^\s*`pragma\s*protect\s*begin_protected\s*$"),
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment