Programming languages used in this repository

  •   Python
    91.82 %
  •   VHDL
    3.82 %
  •   Verilog
    2.62 %
  •   Makefile
    1.15 %
  •   Tcl
    0.41 %
  •   SystemVerilog
    0.09 %
  •   Stata
    0.06 %
  •   Coq
    0.02 %

Commit statistics for 7c97452f19cbfe8ded0e81d9113bb3f7c5c6f87b Jan 12 - May 01

  • Total: 1109 commits
  • Average per day: 0.4 commits
  • Authors: 24

Commits per day of month

Commits per weekday

Commits per day hour (UTC)