Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
H
Hdlmake
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
15
Issues
15
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Hdlmake
Issues
Open
15
Closed
104
All
119
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Created date
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
Xilinx ISE: make project fails if project file exists
#99
· opened
Sep 11, 2019
by
Dimitris Lampridis
bug
0
updated
Sep 11, 2019
Cannot simulate or synthesize if I have multiple vhdl files
#98
· opened
Aug 15, 2019
by
Karthik Selvan
0
updated
Aug 15, 2019
Add test to check validity of parameters in manifests
#97
· opened
Jun 03, 2019
by
Nicolas Chevillot
CLOSED
3
updated
Oct 31, 2019
DISCUSSION: Find the best way to support 'attirbutes' kind for modules or files
#96
· opened
Jun 03, 2019
by
Nicolas Chevillot
feature
9
updated
Jun 04, 2019
DISCUSSION: getting rid of parsers (and automatic dependencies)
#95
· opened
Jun 03, 2019
by
Tristan Gingold
3
updated
Jan 12, 2023
Allow absolute paths in manifests
#94
· opened
May 01, 2019
by
Nicolas Chevillot
1
0
updated
May 01, 2019
Expand environment variables in module/files paths
#93
· opened
May 01, 2019
by
Nicolas Chevillot
0
updated
Jun 03, 2019
quit functions should not be called except in main function
#92
· opened
Apr 30, 2019
by
Nicolas Chevillot
CLOSED
1
1
updated
Jun 03, 2019
In case an option in a Manifest uses a type which is not allowed, the error message is highly cryptic and doesn't help to solve the issue
#91
· opened
Apr 30, 2019
by
Nicolas Chevillot
CLOSED
1
0
updated
Jun 03, 2019
--sufix command is a typo => rename to --suffix for proper english
#90
· opened
Apr 30, 2019
by
Nicolas Chevillot
bug
CLOSED
1
0
updated
Jun 03, 2019
Add an option to display full error log in case of an error
#89
· opened
Apr 29, 2019
by
Nicolas Chevillot
feature
CLOSED
1
0
updated
Jun 03, 2019
Don't include Verilog include files in Quartus project
#88
· opened
Apr 02, 2019
by
Tom Levens
CLOSED
3
updated
Apr 04, 2019
SystemVerilog includes
#87
· opened
Apr 02, 2019
by
Tom Levens
CLOSED
11
updated
Apr 04, 2019
No expansion for macro
#86
· opened
Apr 02, 2019
by
Tom Levens
CLOSED
1
updated
Apr 02, 2019
SystemVerilog files included twice in Quartus project
#85
· opened
Apr 02, 2019
by
Tom Levens
CLOSED
1
updated
Apr 02, 2019
Quartus SEARCH_PATH from include_dirs
#84
· opened
Apr 02, 2019
by
Tom Levens
CLOSED
1
updated
Apr 02, 2019
include_dirs does not seem to work for synthesis
#83
· opened
Mar 31, 2019
by
Tom Levens
CLOSED
10
updated
Apr 02, 2019
incl_makefiles being ignored
#1
· opened
Mar 29, 2018
by
Theo Markettos
CLOSED
1
updated
Mar 29, 2019
VHDL parser: instantiations with archietecture selection
#2
· opened
Mar 21, 2018
by
Adrian Fiergolski
bug
CLOSED
1
updated
Feb 12, 2019
VHDL parser: split entity and architecture
#3
· opened
Mar 21, 2018
by
Adrian Fiergolski
bug
CLOSED
1
updated
Feb 12, 2019
« First
Prev
1
2
3
4
5
6
Next
Last »