Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
H
Hdlmake
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
15
Issues
15
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Hdlmake
Issues
Open
15
Closed
104
All
119
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Created date
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
pip installation
#4
· opened
Mar 20, 2018
by
Adrian Fiergolski
bug
CLOSED
1
updated
Mar 30, 2019
Incorrect source file handling in Diamond (and Libero)
#5
· opened
Mar 14, 2018
by
Jan L.
CLOSED
1
updated
Mar 30, 2019
Test of Active-HDL failes under CMD
#6
· opened
Mar 14, 2018
by
Jan L.
CLOSED
1
updated
Mar 30, 2019
Active-HDL not working
#7
· opened
Mar 14, 2018
by
Jan L.
CLOSED
1
updated
Mar 30, 2019
Hdlmake vsim & xsim targets compile verilog headers as separate files.
#8
· opened
Feb 03, 2018
by
Tomasz Wlostowski
bug
CLOSED
2
updated
Mar 29, 2019
[SV + UVM]: modelsim and +incdir+
#9
· opened
Jan 30, 2018
by
Adrian Fiergolski
bug
CLOSED
2
updated
Mar 30, 2019
[SV + UVM]: Could not find a top level file
#10
· opened
Jan 26, 2018
by
Adrian Fiergolski
bug
CLOSED
1
updated
Mar 30, 2019
isim tool and mixed language code
#11
· opened
Jul 17, 2017
by
Karol Krizka
CLOSED
1
updated
Mar 29, 2019
VHDL parser should create relations for package without library
#12
· opened
Nov 15, 2016
by
Nicolas Chevillot
bug
1
updated
Mar 30, 2019
multitline signal declaration generates wrong relations in VHDL
#13
· opened
Nov 14, 2016
by
Nicolas Chevillot
bug
0
updated
Feb 12, 2019
Assign a name for the Web-based frontend plugin.
#14
· opened
Sep 19, 2016
by
Javier D. Garcia-Lasheras
feature
CLOSED
1
updated
Mar 30, 2019
Do not fetch submodules recursively
#15
· opened
Jul 22, 2016
by
Javier D. Garcia-Lasheras
bug
CLOSED
1
updated
Feb 12, 2019
Flatten option for Fetch doesn't work
#16
· opened
Jul 22, 2016
by
Javier D. Garcia-Lasheras
bug
CLOSED
1
updated
Feb 12, 2019
String Element inside $display Verilog function will be misinterpreted as module
#17
· opened
Jun 02, 2016
by
Andreas Bergmann
bug
2
updated
Mar 30, 2019
modules export tool with lightweight GUI
#18
· opened
Jun 02, 2016
by
Grzegorz Daniluk
feature
CLOSED
2
updated
Mar 31, 2019
Rare Labeling in Verilig causes Warning of non-existing dependencies
#19
· opened
Jun 02, 2016
by
Andreas Bergmann (Consult)
CLOSED
1
updated
Mar 29, 2019
Relations missing for VHDL package to be used in system verilog
#20
· opened
Jun 01, 2016
by
Nicolas Chevillot
bug
6
updated
Feb 12, 2019
Quit upon error should generate an error code different than 0
#21
· opened
May 31, 2016
by
Nicolas Chevillot
bug
CLOSED
1
updated
Mar 30, 2019
Support for skipping encoded system verilog files
#22
· opened
May 31, 2016
by
Nicolas Chevillot
feature
CLOSED
2
updated
Mar 29, 2019
Improve SDB integration and workflow
#23
· opened
May 29, 2016
by
Javier D. Garcia-Lasheras
feature
CLOSED
1
updated
Mar 31, 2019
« First
Prev
1
2
3
4
5
6
Next
Last »