Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
H
Hdlmake
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
15
Issues
15
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Hdlmake
Issues
Open
15
Closed
104
All
119
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Due date
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
python version
#78
· opened
Mar 02, 2012
by
Alessandro Rubini
CLOSED
1
updated
Feb 12, 2019
hdlmake --ise-proj
#77
· opened
Apr 17, 2012
by
Cesar Prados
CLOSED
0
updated
Feb 12, 2019
Finish quartus support
#80
· opened
Jun 20, 2011
by
Paweł Szostek
feature
CLOSED
0
updated
Feb 12, 2019
Add more logic into ise version detection
#79
· opened
Jun 20, 2011
by
Paweł Szostek
feature
CLOSED
0
updated
Feb 12, 2019
Rare Labeling in Verilig causes Warning of non-existing dependencies
#19
· opened
Jun 02, 2016
by
Andreas Bergmann (Consult)
CLOSED
1
updated
Mar 29, 2019
[Vivado] Support JSON format XCI files
#119
· opened
Mar 06, 2023
by
Tom Levens
CLOSED
3
updated
Jun 15, 2023
Add test to check validity of parameters in manifests
#97
· opened
Jun 03, 2019
by
Nicolas Chevillot
CLOSED
3
updated
Oct 31, 2019
Active-HDL not working
#7
· opened
Mar 14, 2018
by
Jan L.
CLOSED
1
updated
Mar 30, 2019
pop from empty list when processing specific Verilog File
#35
· opened
Apr 13, 2016
by
Andreas Bergmann (Consult)
bug
CLOSED
3
updated
Apr 09, 2019
[SV + UVM]: modelsim and +incdir+
#9
· opened
Jan 30, 2018
by
Adrian Fiergolski
bug
CLOSED
2
updated
Mar 30, 2019
XISE: properties from manifest
#64
· opened
May 21, 2014
by
Tom Levens
CLOSED
3
updated
Mar 29, 2019
[SV + UVM]: Could not find a top level file
#10
· opened
Jan 26, 2018
by
Adrian Fiergolski
bug
CLOSED
1
updated
Mar 30, 2019
Invalid installation instructions in the develop branch
#100
· opened
Sep 11, 2019
by
Dimitris Lampridis
support
CLOSED
0
updated
Oct 31, 2019
pip installation
#4
· opened
Mar 20, 2018
by
Adrian Fiergolski
bug
CLOSED
1
updated
Mar 30, 2019
The information about "circular[...] dependency dropped" is neither error nor warning
#28
· opened
May 29, 2016
by
Javier D. Garcia-Lasheras
bug
CLOSED
1
updated
Mar 29, 2019
The parser doesn't work with VHD records
#31
· opened
May 29, 2016
by
Javier D. Garcia-Lasheras
bug
CLOSED
1
updated
Mar 29, 2019
In case an option in a Manifest uses a type which is not allowed, the error message is highly cryptic and doesn't help to solve the issue
#91
· opened
Apr 30, 2019
by
Nicolas Chevillot
CLOSED
1
0
updated
Jun 03, 2019
incl_makefiles being ignored
#1
· opened
Mar 29, 2018
by
Theo Markettos
CLOSED
1
updated
Mar 29, 2019
Incorporate way of handling Xilinx Coregen ( *.xco ) components
#65
· opened
Apr 30, 2014
by
David Cussans
CLOSED
3
updated
Mar 29, 2019
Hdlmake includes the target file when generating a simulation Makefile
#27
· opened
May 29, 2016
by
Javier D. Garcia-Lasheras
bug
CLOSED
1
updated
Mar 29, 2019
« First
Prev
1
2
3
4
5
6
Next
Last »