

1234567

A

B

C

A 2

MAROC
FPGA CONNECTIONS
PAGE 2

CLOCK GENERATOR
AND CONTROL DACS
PAGE 5

CTEST DAC
LEDS
SWITCHES
PAGE 8

DC-DC CONVERTERS
3.5V (MAROC)
3.3V
PAGE 10

LVDS I/O CONNECTIONS
(DIN 41612)
FPGA CONNECTIONS
PAGE 3

SFP CAGES
ESATA CONNECTORS
FPGA CONNECTIONS
PAGE 6

DC-DC CONVERTERS
1.2V (VCCINT)
2.5V
PAGE 9

POWER CONNECTIONS
VCCINT=1.2V
VCCAUX=2.5V
VCCO(LVDS)=2.5V
VCCO(MAROC)=3.3V
DECOUPLING
PAGE 11


BUSSED LINES -
CLOCKS, TRIGGERS
PAGE 4

SPI FLASH
JTAG CONNECTIONS
M0,M1 CONNECTIONS
PAGE 7

	Tue Jun	3 10:41:38	2014			
			DAVID CUSSANS			
ISSUE	DATE	MOD NO.	DRN BY.	CHKD.	APPD.	STATUS
USED ON					© UOB-HEP 20	
UOB-HEP <small>UNIVERSITY OF BRISTOL HIGH ENERGY PHYSICS GROUP</small>			H.H.WILLS PHYSICS LAB, TYNDALL AVE, BRISTOL, BS8 1TL.			
TITLE uob_hep_pc049a_lib						
MODULE: pc049a_toplevel						
OVERALL LAYOUT						
A 2				MODULE PAGE: 1 OF 11 OVERALL PAGE: 1 OF 14		

TOTAL NO. OF SHEETS

A	2
---	---



			I98			
ADC_DAV	W1	ADC_DAV_I	pc049a_fpga	CK_SC_0	V1	CK_SC
OUT_ADC	W3	OUT_ADC_I		Q_SC_I	U3	QBUF_SC
CK_40M	AA4	CK_40M_P_0		D_SC_0	V3	D_SC
CKB_40M	AB4	CK_40M_N_0		RST_SC_N_0	U4	RSTN_SC
HOLD1	Y2	HOLD1_0	CK_R_0		W4	CK_R
HOLD2	AA2	HOLD2_0	Q_R_I		U1	QBUF_R
RSTN_ADC	AA1	RST_ADC_N_0	D_R_0		V2	D_R
START_ADCB	Y3	START_ADC_N_0	RST_R_N_0		Y1	RSTB_R
TRIG<63..0>		MACRO_TRIGGER[63..0]				
OR<1..0>		OR_[1..0]	EN_OTAQ_0		V5	EN_OTAG

	Tue Jul 29 16:11:06 2014					
ISSUE	DATE	MOD NO.	DRN BY.	CHKD.	APPD.	STATUS

USED ON

© UOB-HEP 20

UOB-HFP

UNIVERSITY OF BRISTOL
HIGH ENERGY PHYSICS GROUP

H.H.WILLS PHYSICS LAB, TYNDALL AVE, BRISTOL, BS8 1TL.


TITLE	uob_hep_pc049a_lib
-------	--------------------

MODULE: pc049a_toplevel
BLOCK CONTAINING SINGLE MAROC
CONNECTION TO ANALOGUE INPUTS
DIGITAL CONNECTIONS TO FPGA

A	2
---	---

MODULE PAGE: 2 OF 11
OVERALL PAGE: 2 OF 14


	TOTAL NO. OF SHEETS
--	---------------------




WANT TO KEEP GROUND AND POWER-PLANE NOISE AWAY FROM MAROC
PUT FILTER BETWEEN GROUND PLANE OF DC-DC CONVERTER
AND GROUND PLANE OF REST OF BOARD

PUT LINEAR REGULATOR NEAR FPGA
LT3070 DROP-OUT = 90MV AT 5A


AIM FOR VERY LOW CSR CAPS ON VD



ROUTE BETWEEN BNX002 AND
REGULATOR WITH 5MM WIDE TRACK




SLOW DOWN THE START-UP OF 1.2V UNTIL
THE 3.3V SUPPLY FOR SPI FLASH HAS HAD A CHANCE TO STABILIZE USING CAP FROM TRACK/SS TO GROUND




ROUTE BETWEEN BNX002 AND
REGULATOR WITH 5MM WIDE TRACK

LT1584 DROPOUT-VOLTAGE ~ 1.2V @ 4.5A , 25 DEG-C/W
VOUT = 1.25V*(1 + R2/R1)



$$RFB = 60.4K / (VOUT / 0.6V - 1)$$



	Tue Jul 29 17:03:57	2014				
ISSUE	DATE	MOD NO.	DRN BY.	CHKD.	APPD.	STATUS

USED ON

© UOB-HEP 20

UOB-HEP
UNIVERSITY OF BRISTOL
HIGH ENERGY PHYSICS GROUP

H.H.WILLS PHYSICS LAB, TYNDALL AVE, BRISTOL, BS8 1TL.

TITLE uob_hep_pc049a_lib
MODULE: pc049a_toplevel
DC-DC CONVERTERS
(1.2V , 2.5V FOR FPGA)



A2

MODULE PAGE: 9 OF 11
OVERALL PAGE: 9 OF 14

TOTAL NO. OF SHEETS

3.3V @ 4.6A
3.5V @ 0.4A (THERMALLY LIMITED)

LT1585 DROPOUT-VOLTAGE ~ 1.2V @ 4.5A , 25-DEGC
VOUT = 1.25V*(1 + R2/R1)



PUT 3.5V REGULATOR (IC21)
CLOSE TO MAROC
0-OHMS < ESR < 100-OHMS
LP38692 DROPOUT = 0.4V @ 0.8A
MAROC USES A MAXIMUM OF
70MA AT 3.5V
VOUT=1.25(1+R69/R68)
~ 150 DEG-C/W

TEXAS INSTRUMENTS
ADJ
I115
SOT223

ROUTE BETWEEN BNX002, AND
REGULATOR WITH 5MM WIDE TRACK

	Tue Jul 29 17:03:55 2014					
ISSUE	DATE	MOD NO.	DRN BY.	CHKD.	APPD.	STATUS

USED ON

© UOB-HEP 20

UOB-HEP
UNIVERSITY OF BRISTOL
HIGH ENERGY PHYSICS GROUP

H.H.WILLS PHYSICS LAB, TYNDALL AVE, BRISTOL, BS8 1TL.

TITLE uob_hep_pc049a_lib
MODULE: pc049a_toplevel
DC-DC CONVERTERS
(3.3V FOR FPGA , 3.5V FOR MAROC)

A2

MODULE PAGE: 10 OF 11
OVERALL PAGE: 10 OF 14

TOTAL NO. OF SHEETS

REMEMBER:
RESISTORS FOR SSTL VT (TRIGGER , DATA SIGNALS)
LOOKS LIKE RESISTORS ARE "NOT" NEEDED IN SPARTAN6 TO SELECT DIFF TERM VALUE (FOR LVDS INPUTS)
REFER TO XILINX UG393 FOR DECOUPLING CAPACITOR RECOMMENDATIONS

$$\frac{2.5V}{(1+1+1+1)*100UF} = VCCAUX, \frac{VCCO(0,1,2)}{(2+1+1+1)*4.7UF} = , (4+2+3+3)*100NF$$

$$3.3V = VCCO(3) = 1*100UF, 1*4.7UF, 3*100NF$$

$$1.2V = VCCINT = 2*100UF, 3*3.7UF, 6*100NF$$


$$VOUT=0.8(R1+R2)/R2, R2 \sim 320K$$

$$\sim 150 \text{ DEG-C/W}$$

$$TPS717XX \text{ DROP-OUT} \sim 0.24V @ 0.15A$$


$$ESR < 1-OHM, COUT \sim 1UF$$

tps71701dckrg4 IC20 TEXAS INSTRUMENTS




DECOUPLING CAPACITORS



2.5V DECOUPLING CAPACITORS



3.3V DECOUPLING CAPACITORS



VCCINT DECOUPLING CAPACITORS



	Tue Jul 29 17:04:48 2014					
ISSUE	DATE	MOD NO.	DRN BY.	CHKD.	APPD.	STATUS

USED ON © UOB-HEP 20


UOB-HEP
UNIVERSITY OF BRISTOL
HIGH ENERGY PHYSICS GROUP


H.H.WILLS PHYSICS LAB, TYNDALL AVE, BRISTOL, BS8 1TL.

TITLE: uob_hep_pc049a_lib
MODULE: pc049a_toplevel
CONNECTIONS TO FPGA POWER PINS
POWER DECOUPLING CAPACITORS

A2 MODULE PAGE: 11 OF 11
OVERALL PAGE: 11 OF 14

TOTAL NO. OF SHEETS





Mon Jul 28 15:41:24 2014					
ISSUE	DATE	MOD NO.	DRN BY.	CHKD.	STATUS
USED ON					
UOB-HEP					
H.H.WILLS PHYSICS LAB, TYNDALL AVE, BRISTOL, BS8 1TL.					
TITLE					
uob_hep_pc049a_1lib					
MODULE:					
pc043c_single_maroc					
POWER SUPPLY PINS					
MODULE PAGE: 2 OF 3					
OVERALL PAGE: 13 OF 14					
TOTAL NO. OF SHEETS					

