

1234567

A

B

C

A 2

MAROC
FPGA CONNECTIONS
PAGE 2

CLOCK GENERATOR
AND CONTROL DACS
PAGE 5

CTEST DAC
LEDS
SWITCHES
PAGE 8

DC-DC CONVERTERS
3.5V (MAROC)
3.3V
PAGE 10

LVDS I/O CONNECTIONS
(DIN 41612)
FPGA CONNECTIONS
PAGE 3

SFP CAGES
ESATA CONNECTORS
FPGA CONNECTIONS
PAGE 6

DC-DC CONVERTERS
1.2V (VCCINT)
2.5V
PAGE 9


POWER CONNECTIONS
VCCINT=1.2V
VCCAUX=2.5V
VCCO(LVDS)=2.5V
VCCO(MAROC)=3.3V
DECOUPLING
PAGE 11


BUSSED LINES -
CLOCKS, TRIGGERS
PAGE 4

SPI FLASH
JTAG CONNECTIONS
M0,M1 CONNECTIONS
PAGE 7


	Tue Jun	3 10:41:38	2014			
			DAVID CUSSANS			
ISSUE	DATE	MOD NO.	DRN BY.	CHKD.	APPD.	STATUS
USED ON					© UOB-HEP 20	
UOB-HEP		H.H.WILLS PHYSICS LAB, TYNDALL AVE, BRISTOL, BS8 1TL.				
UNIVERSITY OF BRISTOL HIGH ENERGY PHYSICS GROUP						
TITLE		uob_hep_pc049a_lib				
MODULE:		pc049a_toplevel				
		OVERALL LAYOUT				
A 2		MODULE PAGE: 1 OF 11 OVERALL PAGE: 1 OF 14				

TOTAL NO. OF SHEETS






	Fri	Jun	6 15:05:34	2014				
ISSUE	DATE	MOD NO.	DRN BY.	CHKD.	APPD.	STATUS		
USED ON						©UOB-HEP 20		
UOB-HEP			H.H.WILLS PHYSICS LAB, TYNDALL AVE, BRISTOL, BS8 1TL.					
UNIVERSITY OF BRISTOL HIGH ENERGY PHYSICS GROUP								
TITLE		uob_hep_pc049a_lib						
MODULE:		pc049a_toplevel LVDS DIN41612 I/O AND FPGA CONNECTIONS						
A2		MODULE PAGE: 3 OF 11 OVERALL PAGE: 3 OF 14						
		TOTAL NO. OF SHEETS						




3.3V @ 4.6A
3.5V @ 0.4A (THERMALLY LIMITED)

LT1585 DROPOUT-VOLTAGE ~ 1.2V @ 4.5A , 25-DEGC
 $V_{OUT} = 1.25V \cdot (1 + R2/R1)$



MAROC USES A MAXIMUM OF
300MA AT 3.5V
 $V_{OUT}=1.216(1+R1/R2)$
~ 150 DEG-C/W
LP3874 DROP-OUT = 0.24V @ 0.8A
0.1-OHMS < ESR < 10-OHMS



	Tue Jun	3 13:37:37	2014			
ISSUE	DATE	MOD NO.	DRN BY.	CHKD.	APPD.	STATUS

USED ON	
---------	--

© UOB-HEP 20

UOB-HEP
UNIVERSITY OF BRISTOL
HIGH ENERGY PHYSICS GROUP

H.H.WILLS PHYSICS LAB, TYNDALL AVE. BRISTOL, BS8 1TL.

```
TITLE      uob_hep_pc049a_lib
MODULE:    pc049a_toplevel
           DC-DC CONVERTERS
           ( 3.3V  FOR FPGA , 3.5V  FOR MAROC )
```

MODULE PAGE: 10 OF 11
OVERALL PAGE: 10 OF 14

TOTAL NO. OF SHEETS	
---------------------	--


REMEMBER: FOR SSTL VT (TRIGGER DATA SIGNALS)
 LOOKS LIKE RESISTORS ARE NOT NEEDED IN SPARTAN6 TO SELECT DIFF TERM VALUE (FOR LVDS INPUTS)
 REFER TO XILINX UG393 FOR DECOUPLING CAPACITOR RECOMMENDATIONS

$$\frac{2.5V}{(1+1+1+1)*100UF} = VCCAUX, \frac{VCCO(0,1,2)}{(2+1+1+1)*4.7UF} = , (4+2+3+3)*100NF$$

$$\frac{3.3V}{1*100UF} = VCCO(3) = , \frac{1*4.7UF}{1*4.7UF} = , 3*100NF$$

$$\frac{1.2V}{2*100UF} = VCCINT , \frac{3*3.7UF}{3*3.7UF} = , 6*100NF$$

$VOUT=1.216(1+R1/R2)$
 $\sim 150 \text{ DEG-C/W}$
 LP3874 DROP-OUT = 0.24V @ 0.8A
 $0.1\text{-OHMS} < ESR < 10\text{-OHMS}$



	Mon Jun 2 18:29:03 2014					
ISSUE	DATE	MOD NO.	DRN BY.	CHKD.	APPD.	STATUS





USED ON © UOB-HEP 20

UOB-HEP
 UNIVERSITY OF BRISTOL
 HIGH ENERGY PHYSICS GROUP
 H.H.WILLS PHYSICS LAB, TYNDALL AVE, BRISTOL, BS8 1TL.

TITLE: uob_hep_pc049a_lib
 MODULE: pc049a_toplevel
 CONNECTIONS TO FPGA POWER PINS
 POWER DECOUPLING CAPACITORS

A2 MODULE PAGE: 11 OF 11
 OVERALL PAGE: 11 OF 14

TOTAL NO. OF SHEETS



	Thu Mar 13 13:55:29 2014			
ISSUE	DATE	MOD NO.	DRN BY.	CHKD.
USER ON			APPD.	STATUS

© UOB-HEP 20 11

UOB-HEP
UNIVERSITY OF BRISTOL
HIGH ENERGY PHYSICS GROUP

H.I.WILLS PHYSICS LAB, TYNDALL AVE, BRISTOL, BS8 1TL.

```
TITLE      nob_hep_pc049a_lib
MODULE:    pc043c_single_maroc
POWER SUPPLY PINS
```

