Commit 25f5c1c9 authored by egousiou's avatar egousiou

small change in top-level comments; code not touched!

git-svn-id: http://svn.ohwr.org/cern-fip/trunk/hdl/design@255 7f0067c9-7624-46c7-bd39-3fb5400c0213
parent d93a7434
......@@ -19,9 +19,6 @@
-- ProASIC3 Flash family FPGA (130nm CMOS technology) that offers an inherent resistance to |
-- radiation: it is immune to Single Event Latchups for the LHC environment, it has high tolerance|
-- to Total Ionizing Dose effects (>300 Gy) and its configuration memory is not disturbed by SEUs.|
-- Another feature that nanoFIP offers is the possibility to reprogram the user logic FPGA through|
-- JTAG interface; WorldFIP frames are translated to the equivalent JTAG signals that drive and |
-- monitor the user logic Test Access Port controller (TAP). |
-- nanoFIP is used in conjunction with a FIELDRIVE chip and FIELDTR insulating transformer, |
-- both available from the company ALSTOM. |
-- |
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment