Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
P
Production Test Suite
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
9
Issues
9
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Production Test Suite
Commits
a8bb5ab6
Commit
a8bb5ab6
authored
Jul 12, 2013
by
Matthieu Cattin
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
common: remove useless import (rawrabbit library).
parent
fe9a3504
Hide whitespace changes
Inline
Side-by-side
Showing
10 changed files
with
4 additions
and
10 deletions
+4
-10
csr.py
common/csr.py
+1
-1
ds18b20.py
common/ds18b20.py
+0
-1
eeprom_24aa64.py
common/eeprom_24aa64.py
+0
-1
gn4124.py
common/gn4124.py
+0
-1
i2c.py
common/i2c.py
+1
-1
ltc217x.py
common/ltc217x.py
+0
-1
max5442.py
common/max5442.py
+0
-1
onewire.py
common/onewire.py
+1
-1
si57x.py
common/si57x.py
+0
-1
spi.py
common/spi.py
+1
-1
No files found.
common/csr.py
View file @
a8bb5ab6
...
...
@@ -11,7 +11,7 @@ import sys
import
time
# Import specific modules
import
rr
# Class to access 32-bit wishbone registers on BAR0
...
...
common/ds18b20.py
View file @
a8bb5ab6
...
...
@@ -13,7 +13,6 @@ import sys
import
time
# Import specific modules
import
rr
from
onewire
import
*
# Class to access the DS18B20 (temperature sensor & unique ID) chip.
...
...
common/eeprom_24aa64.py
View file @
a8bb5ab6
...
...
@@ -13,7 +13,6 @@ import sys
import
time
# Import specific modules
import
rr
from
i2c
import
*
# Class to access the 24AA64 (64K EEPROM) chip.
...
...
common/gn4124.py
View file @
a8bb5ab6
...
...
@@ -12,7 +12,6 @@ import sys
import
time
# Import specific modules
import
rr
import
csr
# Class to access the GN4124 (PCIe bridge) chip.
...
...
common/i2c.py
View file @
a8bb5ab6
...
...
@@ -13,7 +13,7 @@ import sys
import
time
# Import specific modules
import
rr
# Class to access the wishbone to I2C master module from OpenCores
# http://opencores.org/project,i2c
...
...
common/ltc217x.py
View file @
a8bb5ab6
...
...
@@ -12,7 +12,6 @@ import sys
import
time
# Import specific modules
import
rr
from
spi
import
*
# Class to access the LTC217x (ADC) chip.
...
...
common/max5442.py
View file @
a8bb5ab6
...
...
@@ -12,7 +12,6 @@ import sys
import
time
# Import specific modules
import
rr
from
spi
import
*
# Class to access the MAX5442 (DAC) chip.
...
...
common/onewire.py
View file @
a8bb5ab6
...
...
@@ -13,7 +13,7 @@ import sys
import
time
# Import specific modules
import
rr
# Class to access the wishbone to onewire master module from OpenCores
# http://opencores.org/project,sockit_owm
...
...
common/si57x.py
View file @
a8bb5ab6
...
...
@@ -12,7 +12,6 @@ import sys
import
time
# Import specific modules
import
rr
from
i2c
import
*
# Class to access the Si57x (VCXO) chip.
...
...
common/spi.py
View file @
a8bb5ab6
...
...
@@ -12,7 +12,7 @@ import sys
import
time
# Import specific modules
import
rr
# Class to access the wishbone to SPI master module from OpenCores
# http://opencores.org/project,spi
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment