



U_Trigger and Serial
Trigger and Serial.SchDoc




U_USB3
USB3.0.SchDoc




U_USB2_2_3
USB2.0 Port2_3.SchDoc




U_USB2_4_5
USB2.0 Port4_5.SchDoc




U_GbE
GbE.SchDoc




U_DisplayPort
DisplayPort.SchDoc








U_FPGA Config
FPGA Config.SchDoc




COM Express.SchDoc




COM Express




U_FPGA IO




FPGA IO.SchDoc




U_Power Management



Power Management.SchDoc




U_PXI



PXIe XJ4.SchDoc



U_CompactPCI Express



PXIe XJ4.SchDoc




The PCI Express lanes are grouped in four links of four lanes. This is the 4 link configuration of CompactPCI Express and PXI Express (See also PXI-5 PXI Express Hardware Specification Rev. 1.1 section 4.10.2). These four links (PE1 to PE1) can be interchanged as long as the individual lanes (TX0_P/TX0_N to TX3_P/TX3_N and RX0_P/RX0_N to RX3_P/RX3_N) within the links are connected one on one. Lane swapping is not supported.

To simplify the PCB layout the 16 COM Express PCIE lanes are grouped to the following PCI Express 4 lane links.

PCIE[0 to 3] = PE1
PCIE[8 to 11] = PE2
PCIE[12 to 15] = PE3
PCIE[4 to 7] = PE4

U_PCI Express Clock
PCI Express Clock.SchDoc



Copyright CERN 2020.

This source describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.


Source location: <https://ohwr.org/project/pxie-ctl-comexpress>
As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources. You must maintain the Source Location visible on the external case of the 'PXIe controller COM Express based' or other product you make using this documentation.


Project/Equipment		PXIe controller COM Express based carrier	
Document		Designer INCAA Computers	
EN-ECE		Drawn by INCAA Computers	
		Check by -	
		Last Mod. INCAA Computers	
		File PXIeCOMe.SchDoc	
		Print Date 20/08/2020 11:49:24	
		Sheet 1 of 17	
		Size A3	
		Rev 0.3	


**PXI Express COM Express
PXIeCOMe**


European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland


PXIeCOMe-V0.3


















The Trigger and RS232 circuits should be placed on a mezzanine PCB mechanically connected to the inside of the front panel. This can for example be done using two Ettinger 05.60.422 or 05.60.125 mounting brackets mounted on the two plated 2.7mm mounting holes.

This mezzanine PCB should be connected to the main PCB using the 'Header 12' and 'Socket 12'. The connector pin layout should be changed for better routing.


Layout note.
Place ESD protection device close to the connector.









4C4B
XC7A50T-1FTG256C



4C4C
XC7A50T-1FTG256C



4C4D
XC7A50T-1FTG256C




▲ PXI_STAR should be attached to a FPGA I/O pads which is also a MRCC capable input.


PXI_CLK10 should be attached to a FPGA I/O pads which is also a MRCC capable input.



PXI_TRIG7 should be attached to four FPGA I/O pads of which one is also a MRCC capable input.
As an PXI_TRIG7 input only one of these four (the MRCC capable input) is needed.
As an PXI_TRIG7 output all four have to switch simultaneously to be able to source a minimum of 75mA.
This can be achieved by selecting LVCMOS33 outputs with two outputs driving 24mA and two 16mA.

PXI Hardware Specification Revision 2.2:
RECOMMENDATION: Type A drivers SHOULD be used for clock transmission over the PXI trigger bus. Type A drivers are capable of incident wave switching on rising edges, preventing jitter degradation due to transmission line effects.
Switching voltage high Vsoh(AC) = 2.3 V (min)
High source current Ioh(AC) = 75mA (min) @ Vsoh(AC)

Copyright CERN 2020. This source describes Open Hardware and is licensed under the CERN-OHL-S v2

Project/Equipment		PXIe controller COM Express based carrier	
EN-ECE 	Document		Designer INCAA Computers
			Drawn by INCAA Computers
			Check by -
			Last Mod. INCAA Computers
			File FPGA IO.SchDoc
		Print Date 20/08/2020 11:49:28	Sheet 13 of 17
		European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland	PXIeCOMe-V0.3 A3 0.3





U_Power Supply
Power Supply.SchDoc


PCB Decoupling Capacitors according to 7 series FPGAs PCB Design Guide UG483 (v1.13) August 18, 2017, Table 2-2.

▲ DC/DC calculations, Voripple=10mV
The over current protection for the inductor L is set to about 3A .

Fsw=700kHz
Rds(on)= typ value at Tj=25°C (because of the ambient temperature and the operational dissipation the Tj will not be expected to be lower)
Itrip=11.5uA(max)
Rtrip is calculated
1.0V, Imax=3A, L=1.5uH, Rtrip=5017 -> 10k//10k, C=15.6uF, ILpeak=4.31A
1.8V, Imax=3A, L=1.5uH, Rtrip=3393 -> 3300, C=26.0uF, ILpeak=5.19A

▲ LAYOUT NOTES:

- Place the input capacitor close to the top switching FET. The output current loop should also be kept as small as possible.
- Keep the SW node as physically small and short as possible as to minimize parasitic capacitance and inductance and to minimize radiated emissions Kelvin connections should be brought from the output to the feedback pin (FBx) of the device.
- Make a single point connection from the signal ground to power ground
- Do not allow switching current to flow under the device



Project/Equipment		PXIe controller COM Express based carrier	
Document		Designer	INCAA Computers
<div>EN-ECE</div> <div></div>		Drawn by	INCAA Computers
		Check by	-
		Last Mod.	INCAA Computers
		File	Power Supply.SchDoc
		Print Date	20/08/2020 11:49:29
		Sheet	16 of 17
		Size	A3
		Rev	0.3

Switching Regulator
1.8V and 1.0V

