Commit a87e49ec authored by Anders Wallin's avatar Anders Wallin

new board with new symbols. manual via-stitching..

parent 049528ae
This diff is collapsed.
update=Sat 24 Nov 2018 12:14:42 EET
version=1
last_client=pcbnew
[general]
version=1
RootSch=
BoardNm=
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
[pcbnew]
version=1
PageLayoutDescrFile=
LastNetListRead=rf_mux_8ch_v2.net
PadDrill=0
PadDrillOvalY=0
PadSizeH=4.55
PadSizeV=5.25
PcbTextSizeV=1.5
PcbTextSizeH=1.5
PcbTextThickness=0.3
ModuleTextSizeV=1
ModuleTextSizeH=1
ModuleTextSizeThickness=0.15
SolderMaskClearance=0.2
SolderMaskMinWidth=0.25
DrawSegmentWidth=0.2
BoardOutlineThickness=0.15
ModuleOutlineThickness=0.15
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment