


**NII:** the LVDS pairs must have a differential impedance of 100 ohms (+/-10%) and be routed with no skew between the P and the N lines. The skew between the various LA pairs should be kept as low as possible (<20ps).

Calibration resistor traces must be equal in length and geometry.  
See Spartan-6 FPGA GTP Transceivers; UG386.

GTP123 can be clocked from VCXO only.  
GTP101 used for both FMC and SATA connector can  
be clocked either from FMC or VCXO.

The capacitor bank recommended for decoupling is described in:  
Xilinx user guide Spartan-6 FPGA GTP Transceivers (ug386.pdf). Chapter 5 Board Design Guidelines.  
Check Table 5-2: Recommended Minimum Decoupling for Spartan-6 FPGA GTPA1\_DUAL Tiles  
and Figure 5-11: Stackup for GTP Power and Signal Layers.






This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1 (<http://ohw.sourceforge.net/CERNOHL/>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v. 1.1 for applicable conditions.

Mount only one of the three options for HSWAP.  
1) pull-up to P2V5 (FPGA IO in high-Z during configuration)  
2) pull-down to GND (FPGA IO pulled-up during configuration)  
3) from GN4124

VCCO\_0 = 2.5V

6C2A  
UC6SLX45T-3FGG484C



Bank 0 is supplied from 2.5V to support LVDS mode for FMC lanes.  
CMOS 2.5V is compatible with TTL so we can connect directly with standard logic (V<sub>IO</sub>=2.1V).  
TTL outputs may be clipped using single resistor for non-speed critical signals.

Project/Equipment	TICKS/ CTA	Designer	OR
Document		Drawn by	OGER Ronan
		Check by	10/07/2016
		Last Mod.	11/05/2017
		File	fpga_io_bank_0ap.SchDoc
		Print Date	13/11/2020 16:22:55
			Sheet 5 of 17

FPGA bank 0  
Misc. connections

Laboratoire APC  
paris france  
MST-CAM-ED-0138-APC\_ACTL-TIME/16/201a

VCCIO\_1=1.8V


IC2B

BANK 1


[illegible]


VREF\_GN4124

F18
F19
H16
H17
B21
B22
J16
J17
C20
C22
L15
K16
D21
D22
G19
F20
H18
H19
F21
F22
E20
E22
J19
H20
K19
K18
G20
G22
L17
H21
H22
K20
L19
J20
J22
M20
K21
K22
P20
N19
L20
L22
M21
M22
N20
N22
R20
P21
R22
T21
T22
U20
U22
V21
V22
W20
W22
Y21
Y22
P19
R19
M16
N15
U19
T20
N16
P16
M17
M18
R15
R16
P17
P18
R17
T17
T19
T18
V19
V20

Project/Equipment	TICKS/ CTA		
Document	<p><b>FPGA bank 1</b></p> <p>Designer OR</p> <p>Drawn by OGER Roman 10/07/2016</p> <p>Check by 11/05/2017</p> <p>Last Mod. OR 04/10/2018</p>		
<p>Can open file in QUESAD software</p> <p>adars@celec.fr</p>	<p>File fpga to bank 1 PCleopsSchDoc</p> <p>Print base 13/11/2018 16:24:22 Sheet 6 of 17</p>	<p>  </p>	
<p>Laboratoire APC</p> <p>paris france</p>	<p>16/12/2018</p>		

VCCO\_2 = P2V5






Project/Equipment		Simple PCIe Carrier Board	
Document		FPGA bank 2	
		FMC connections	
		EDA-02189-V4-0	
		A4	
		-	
European Organisation for Nuclear Research		CH-1211 Geneva 23 - Switzerland	



Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1 (<http://ohw.sourceforge.net/CERNOHL/>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v. 1.1 for applicable conditions.



Project/Equipment	TICKS/ CTA	Designer	OR
Document		Drawn by	Romain OGIER
Checked by		Check by	OR
Last Mod.		Last Mod.	
File		File	fpga_powerup.SchDoc
Print Date	13/11/2020 - 16:22:05	Print Date	


Laboratoire APC  
Paris France

MST-CA-M-ED-0138-APC ACTL-TIME/16/201a










Switching regulators  
3.3V, 2.5V, 1.8V and 1.2V

MST-CAM-ED-0138-APC\_ACTL-TIME/16/201a




Copyright CERN 2011.  
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1 (<http://ohw.sourceforge.net/CERNOHL/>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v. 1.1 for applicable conditions.




Project/Equipment	carte TICK'S CTA
Document	User interface USB UART, buttons, LEDs
Designer OR	Drawn by Roman OGIER
Check by	10/07/2016
Last Mod.	11/05/2017
File	user_interfaceop.SchDoc
Print Date	13/11/2020 16:22:55
Sheet	17 of 17

MST-CAM-ED-0138-APC\_ACTL-TIME/16/201a







6.













4 1 4 5 3 6 3 5 4 6

