Skip to content

S
Simple VME FMC Carrier SVEC
Commit 06336586 authored by Tristan Gingold's avatar Tristan Gingold
Browse files
Options

svec template: use vme64x core in pipelined mode.

parent 1ee43aec
Hide whitespace changes
Inline Side-by-side
Showing with 2 additions and 1 deletion
hdl/rtl/svec_template_wr.vhd
View file @ 06336586
......@@ -454,6 +454,7 @@ begin -- architecture top
g_DECODE_AM => TRUE,
g_USER_CSR_EXT => FALSE,
g_WB_GRANULARITY => BYTE,
g_WB_MODE => PIPELINED,
g_MANUFACTURER_ID => c_CERN_ID,
g_BOARD_ID => c_SVEC_ID,
g_REVISION_ID => c_SVEC_REVISION_ID,
......@@ -1030,7 +1031,7 @@ begin -- architecture top
g_BANK_PORT_SELECT => "SVEC_BANK4_64B_32B",
g_MEMCLK_PERIOD => 3000,
g_SIMULATION => boolean'image(g_SIMULATION /= 0),
g_CALIB_SOFT_IP => "TRUE",
g_CALIB_SOFT_IP => boolean'image(g_SIMULATION = 0),
g_P0_MASK_SIZE => 8,
g_P0_DATA_PORT_SIZE => 64,
g_P0_BYTE_ADDR_WIDTH => 30,
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment