Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
Simple VME FMC Carrier SVEC
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
14
Issues
14
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Simple VME FMC Carrier SVEC
Issues
Open
2
Closed
34
All
36
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Due date
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
HDL: increase space for the AFPGA bitstream in the flash
#17
· opened
Dec 05, 2013
by
Tomasz Wlostowski
bug
CLOSED
1
updated
Dec 05, 2022
HDL: bootloader causing bus error
#18
· opened
Dec 05, 2013
by
Tomasz Wlostowski
bug
CLOSED
1
updated
Feb 12, 2019
V2 - Front-panel BOM missing EMC Gasket. Change screw.
#20
· opened
Dec 11, 2012
by
Erik van der Bij
bug
CLOSED
6
updated
Oct 09, 2023
V0 - eSATA connector too big for front panel
#44
· opened
Jun 20, 2012
by
Projects
bug
CLOSED
1
updated
Feb 12, 2019
V3 - PCB and schematics wrong for use of optional USB - FTDI chip
#2
· opened
May 16, 2018
by
Erik van der Bij
EDA-02530-V4-0
bug
EDA-02530-V4-0
0
updated
Dec 05, 2022
Gateware: SFPGA Bootloader mini-VME FSM can get stuck
#5
· opened
Sep 20, 2017
by
Dimitris Lampridis
bug
1
updated
Dec 05, 2022
Gateware: missing timing constraint in golden bitstream
#8
· opened
Sep 13, 2017
by
Dimitris Lampridis
bug
CLOSED
2
updated
Feb 12, 2019
V1 - LED silkscreen DBG LED1/2 twice
#23
· opened
Oct 24, 2012
by
Erik van der Bij
bug
CLOSED
1
updated
Feb 12, 2019
V1 - GTP clock inverted
#27
· opened
Oct 16, 2012
by
Tomasz Wlostowski
bug
CLOSED
1
updated
Oct 09, 2023
V0 - Quad level LED not easily available
#35
· opened
Jul 10, 2012
by
Projects
bug
CLOSED
2
updated
Feb 12, 2019
V0 - Wrong speed grade for application FPGA
#37
· opened
Jun 27, 2012
by
Projects
bug
CLOSED
2
updated
Feb 12, 2019
V0 - Use G25 for bank5 ddr3 controller calibration resistor
#39
· opened
Jun 25, 2012
by
Projects
bug
CLOSED
2
updated
Feb 12, 2019
V0 - R219/R220 too big, can't boot SFPGA from flash
#41
· opened
Jun 21, 2012
by
Tomasz Wlostowski
bug
CLOSED
1
updated
Feb 12, 2019
V0 - LEMO 'ntny' connector type not easily available
#45
· opened
Jun 15, 2012
by
Erik van der Bij
bug
CLOSED
1
updated
Feb 12, 2019
DS locs are swapped in golden UCF
#4
· opened
Sep 20, 2017
by
Tristan Gingold
bug
CLOSED
1
updated
Dec 05, 2022
Reset CDCM61004 PLL on powerup
#16
· opened
Feb 07, 2014
by
Tomasz Wlostowski
bug
CLOSED
1
updated
Dec 05, 2022
V1 - Front-panel holes need modification
#24
· opened
Oct 24, 2012
by
Erik van der Bij
bug
CLOSED
2
updated
Feb 12, 2019
V1 - various PCB layout issues
#26
· opened
Oct 19, 2012
by
Erik van der Bij
bug
CLOSED
2
updated
Oct 09, 2023
V1 - Front-panel push button fails
#28
· opened
Sep 20, 2012
by
Erik van der Bij
bug
CLOSED
4
updated
Feb 12, 2019
V0 - Wrong name for 12V testpoint
#32
· opened
Aug 17, 2012
by
Projects
bug
CLOSED
1
updated
Oct 09, 2023
Prev
1
2
Next