Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
Simple VME FMC Carrier SVEC
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
14
Issues
14
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Simple VME FMC Carrier SVEC
Issues
Open
2
Closed
34
All
36
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Last updated
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
V0 - Wrong name for 12V testpoint
#32
· opened
Aug 17, 2012
by
Projects
bug
CLOSED
1
updated
Oct 09, 2023
V1 - various PCB layout issues
#26
· opened
Oct 19, 2012
by
Erik van der Bij
bug
CLOSED
2
updated
Oct 09, 2023
V2 - Front-panel BOM missing EMC Gasket. Change screw.
#20
· opened
Dec 11, 2012
by
Erik van der Bij
bug
CLOSED
6
updated
Oct 09, 2023
V1 - GTP clock inverted
#27
· opened
Oct 16, 2012
by
Tomasz Wlostowski
bug
CLOSED
1
updated
Oct 09, 2023
HDL: increase space for the AFPGA bitstream in the flash
#17
· opened
Dec 05, 2013
by
Tomasz Wlostowski
bug
CLOSED
1
updated
Dec 05, 2022
DS locs are swapped in golden UCF
#4
· opened
Sep 20, 2017
by
Tristan Gingold
bug
CLOSED
1
updated
Dec 05, 2022
Reset CDCM61004 PLL on powerup
#16
· opened
Feb 07, 2014
by
Tomasz Wlostowski
bug
CLOSED
1
updated
Dec 05, 2022
V0 - C175 too close to inductor
#57
· opened
May 03, 2012
by
Erik van der Bij
bug
CLOSED
2
updated
Feb 12, 2019
V0 - 3D model component too black
#55
· opened
May 03, 2012
by
Erik van der Bij
bug
CLOSED
2
updated
Feb 12, 2019
V0 - No easy way to store parameters for AFPGA
#53
· opened
Jun 05, 2012
by
Erik van der Bij
bug
CLOSED
2
updated
Feb 12, 2019
V0 - Clocks not conencted to global clock inputs.
#52
· opened
Jun 11, 2012
by
Projects
bug
CLOSED
2
updated
Feb 12, 2019
V0 - P12V boost converter disabled by default
#51
· opened
Jun 12, 2012
by
Projects
bug
CLOSED
4
updated
Feb 12, 2019
V0 - R189, R193
#50
· opened
Jun 13, 2012
by
Grzegorz Kasprowicz
bug
CLOSED
3
updated
Feb 12, 2019
V0 - No pullback on copper planes
#48
· opened
Jun 15, 2012
by
Tomasz Wlostowski
bug
CLOSED
2
updated
Feb 12, 2019
V0 - Missing ESD discharge copper on bottom
#47
· opened
Jun 15, 2012
by
Projects
bug
CLOSED
2
updated
Feb 12, 2019
V0 - LEDs silkscreen
#46
· opened
Jun 15, 2012
by
Projects
bug
CLOSED
1
updated
Feb 12, 2019
V0 - LEMO 'ntny' connector type not easily available
#45
· opened
Jun 15, 2012
by
Erik van der Bij
bug
CLOSED
1
updated
Feb 12, 2019
V0 - eSATA connector too big for front panel
#44
· opened
Jun 20, 2012
by
Projects
bug
CLOSED
1
updated
Feb 12, 2019
V0 - Wrong pullups on VME address/data buffer enable lines
#43
· opened
Jun 21, 2012
by
Tomasz Wlostowski
bug
CLOSED
3
updated
Feb 12, 2019
V0 - missing pulldown on VME_D_DIR signal
#42
· opened
Jun 21, 2012
by
Tomasz Wlostowski
bug
CLOSED
2
updated
Feb 12, 2019
Prev
1
2
Next