README 352 Bytes
Newer Older
Sebastien Bourdeauducq's avatar
Sebastien Bourdeauducq committed
1 2
Time to Digital Converter core for Spartan-6 FPGAs
==================================================
3 4 5 6 7

Directory organization:
   core/            VHDL sources of the TDC core.
   demo/            Demonstration design for the SPEC board.
   doc/             Documentation.
Sebastien Bourdeauducq's avatar
Sebastien Bourdeauducq committed
8
   hostif/          Optional host interface.
9
   tb/              Test benches.