README: update

parent 16f157df
Time Domain Converter core for Spartan-6 FPGAs
==============================================
Time to Digital Converter core for Spartan-6 FPGAs
==================================================
Directory organization:
core/ VHDL sources of the TDC core.
demo/ Demonstration design for the SPEC board.
doc/ Documentation.
hostif/ Optional host interface.
tb/ Test benches.
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment