Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
T
TDC core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
TDC core
Commits
ab624383
Commit
ab624383
authored
Aug 28, 2011
by
Sebastien Bourdeauducq
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
README: update
parent
16f157df
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
3 additions
and
2 deletions
+3
-2
README
README
+3
-2
No files found.
README
View file @
ab624383
Time
Domain
Converter core for Spartan-6 FPGAs
Time
to Digital
Converter core for Spartan-6 FPGAs
==============================================
==============================================
====
Directory organization:
Directory organization:
core/ VHDL sources of the TDC core.
core/ VHDL sources of the TDC core.
demo/ Demonstration design for the SPEC board.
demo/ Demonstration design for the SPEC board.
doc/ Documentation.
doc/ Documentation.
hostif/ Optional host interface.
tb/ Test benches.
tb/ Test benches.
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment